



# SGMOP07

## 3MHz, Low Noise, High Voltage, Precision Operational Amplifier

---

### GENERAL DESCRIPTION

The SGMOP07 is a low noise, low offset voltage and high voltage operational amplifier, which can be designed into a wide range of applications. The SGMOP07 has a high gain-bandwidth product of 3MHz, a slew rate of 4V/ $\mu$ s, and a quiescent current of 0.9mA at wide power supply range.

The SGMOP07 is designed to provide optimal performance in low noise systems. It provides rail-to-rail output swing into heavy loads.

The single SGMOP07 is available in Green SOIC-8 package. It is specified over the extended -40°C to +125°C temperature range.

### FEATURES

- Rail-to-Rail Output
- Low Bias Current:  $\pm 1\text{nA}$  (TYP)
- High Open-Loop Gain: 120dB at  $V_s = \pm 15\text{V}$
- High PSRR: 146dB
- High Gain-Bandwidth Product: 3MHz
- Settling Time to 0.1% with 1V Step: 0.5 $\mu$ s
- Overload Recovery Time: 10 $\mu$ s
- Low Noise: 8.5nV/ $\sqrt{\text{Hz}}$  at 1kHz
- Supply Voltage Range:  
3.6V to 36V or  $\pm 1.8\text{V}$  to  $\pm 18\text{V}$
- Input Common Mode Voltage Range:  
 $(-V_s) + 1.5\text{V}$  to  $(+V_s) - 2\text{V}$
- Low Quiescent Current: 0.9mA (TYP)
- -40°C to +125°C Operating Temperature Range
- Available in Green SOIC-8 Package

### APPLICATIONS

Sensors  
Audio  
Active Filters  
A/D Converters  
Communications  
Test Equipment  
Cellular and Cordless Phones  
Laptops and PDAs  
Photodiode Amplification

**PACKAGE/ORDERING INFORMATION**

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGMOP07	SOIC-8	-40°C to +125°C	SGMOP07XS8G/TR	SGM OP07XS8 XXXXX	Tape and Reel, 2500

NOTE: XXXXX = Date Code and Vendor Code.

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, +V<sub>S</sub> to -V<sub>S</sub> ..... 40V  
 Input Common Mode Voltage Range  
 ..... (-V<sub>S</sub>) - 0.3V to (+V<sub>S</sub>) + 0.3V  
 Storage Temperature Range ..... -65°C to +150°C  
 Junction Temperature ..... +150°C  
 Lead Temperature (Soldering 10sec) ..... +260°C  
 ESD Susceptibility  
 HBM ..... 2000V  
 MM ..... 200V  
 CDM ..... 1000V

**RECOMMENDED OPERATING CONDITIONS**

Supply Voltage Range ..... 3.6V to 36V  
 Operating Temperature Range ..... -40°C to +125°C

**OVERSTRESS CAUTION**

Stresses beyond those listed may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational section of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


**ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time.

**PIN CONFIGURATION**



**ELECTRICAL CHARACTERISTICS**

(At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 5\text{V}$  to  $V_S = \pm 15\text{V}$ ,  $V_{CM} = 0\text{V}$ ,  $V_{OUT} = 0\text{V}$  and  $R_L$  connected to  $0\text{V}$ , Full =  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
<b>INPUT CHARACTERISTICS</b>							
Input Offset Voltage	$V_{OS}$		+25°C		100	170	μV
			Full			290	
Input Bias Current	$I_B$	$V_{CM} = V_S/2$	+25°C		±1	±16	nA
			Full			±55	
Input Offset Current	$I_{OS}$	$V_{CM} = V_S/2$	+25°C		±1	±18	nA
			Full			±28	
Input Common Mode Voltage Range	$V_{CM}$		Full	$(-V_S) + 1.5$		$(+V_S) - 2$	V
Common Mode Rejection Ratio	CMRR	$(-V_S) + 1.5\text{V} \leq V_{CM} \leq (+V_S) - 2\text{V}$	+25°C	115	140		dB
			Full	113			
Open-Loop Voltage Gain	$A_{OL}$	$V_S = \pm 5\text{V}$ , $V_{OUT} = \pm 2.5\text{V}$ , $R_L = 10\text{k}\Omega$	+25°C	112	135		dB
			Full	110			
		$V_S = \pm 15\text{V}$ , $V_{OUT} = \pm 10\text{V}$ , $R_L = 10\text{k}\Omega$	+25°C	115	126		
			Full	109			
		$V_S = \pm 5\text{V}$ , $V_{OUT} = \pm 2.5\text{V}$ , $R_L = 2\text{k}\Omega$	+25°C	105	112		
			Full	94			
		$V_S = \pm 15\text{V}$ , $V_{OUT} = \pm 10\text{V}$ , $R_L = 2\text{k}\Omega$	+25°C	112	120		
			Full	102			
Input Offset Voltage Drift	$\Delta V_{OS}/\Delta T$		Full		0.5		μV/°C
<b>OFFSET ADJUSTMENT</b>							
Offset Adjustment Range		$R_S = 50\text{k}\Omega$ , See Figure 1	+25°C		±20		mV
External Resistance between OFFSET N1 and + $V_S$			+25°C	15			kΩ
External Resistance between OFFSET N2 and + $V_S$			+25°C	15			kΩ
<b>OUTPUT CHARACTERISTICS</b>							
Output Voltage Swing from Rail	$V_{OUT}$	$V_S = \pm 15\text{V}$ , $R_L = 10\text{k}\Omega$	+25°C		90	175	mV
			Full			220	
		$V_S = \pm 15\text{V}$ , $R_L = 2\text{k}\Omega$	+25°C		450	850	
			Full			1060	
Output Short-Circuit Current	$I_{SC}$		+25°C	±13	±32		mA
<b>POWER SUPPLY</b>							
Operating Voltage Range	$V_S$		Full	3.6		36	V
Quiescent Current/Amplifier	$I_Q$	$I_{OUT} = 0\text{mA}$	+25°C		0.9	1.2	mA
			Full			1.3	
Power Supply Rejection Ratio	PSRR	$V_S = 3\text{V}$ to $38\text{V}$	+25°C	121	146		dB
			Full	118			







**ELECTRICAL CHARACTERISTICS (continued)**

(At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 5\text{V}$  to  $V_S = \pm 15\text{V}$ ,  $V_{CM} = 0\text{V}$ ,  $V_{OUT} = 0\text{V}$  and  $R_L$  connected to  $0\text{V}$ , Full =  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
<b>DYNAMIC PERFORMANCE</b>							
Gain-Bandwidth Product	GBP	$V_{OUT} = 100\text{mV}_{P-P}$ , $R_L = 2\text{k}\Omega$ , $C_L = 10\text{pF}$	$+25^\circ\text{C}$		3		MHz
Slew Rate	SR	$R_L = 2\text{k}\Omega$	$+25^\circ\text{C}$		4		V/ $\mu\text{s}$
Settling Time to 0.1%	$t_S$	$V_{IN} = 1\text{V Step}$ , $R_L = 2\text{k}\Omega$ , $G = +1$	$+25^\circ\text{C}$		0.5		$\mu\text{s}$
Overload Recovery Time		$R_L = 2\text{k}\Omega$ , $V_{IN} \times G = V_S$	$+25^\circ\text{C}$		10		$\mu\text{s}$
Phase Margin	$\phi_O$	$V_{OUT} = 100\text{mV}_{P-P}$ , $R_L = 2\text{k}\Omega$ , $C_L = 10\text{pF}$	$+25^\circ\text{C}$		55		$^\circ$
Total Harmonic Distortion + Noise	THD+N	$V_{IN} = 1\text{V}_{RMS}$ , $G = +1$ , $R_L = 2\text{k}\Omega$ , $f = 1\text{kHz}$	$+25^\circ\text{C}$		0.0008		%
<b>NOISE</b>							
Input Voltage Noise		$f = 0.1\text{Hz to } 10\text{Hz}$	$+25^\circ\text{C}$		300		$\text{nV}_{P-P}$
Input Voltage Noise Density	$e_n$	$f = 1\text{kHz}$	$+25^\circ\text{C}$		8.5		$\text{nV}/\sqrt{\text{Hz}}$
Input Current Noise Density	$i_n$	$f = 1\text{kHz}$	$+25^\circ\text{C}$		1.5		$\text{pA}/\sqrt{\text{Hz}}$







TYPICAL PERFORMANCE CHARACTERISTICS

At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 15\text{V}$ , unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 15\text{V}$ , unless otherwise noted.








TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 15\text{V}$ , unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 15\text{V}$ , unless otherwise noted.





APPLICATION NOTES

General Application

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain-betas ( $\beta$ ), collector or emitter resistors, etc. The input offset pins allow the designer to adjust for these mismatches by external circuitry. These input mismatches can be adjusted by putting resistors or a potentiometer between the inputs as shown in Figure 1. A potentiometer can be used to fine tune the circuit during testing or for applications which require precision offset control. The resistance between OFFSET N1 and +V<sub>S</sub> should not be less than 15k $\Omega$ . Similarly, the resistance between OFFSET N2 and +V<sub>S</sub> should not be less than 15k $\Omega$ .




Figure 1. Input Offset-Voltage Null Circuit

Power-Supply Bypassing and Layout

The SGMOP07 operates from either a single 3.6V to 36V supply or dual  $\pm 1.8V$  to  $\pm 18V$  supplies. For single-supply operation, bypass the power supply +V<sub>S</sub> with a 0.1 $\mu F$  ceramic capacitor which should be placed close to the +V<sub>S</sub> pin. For dual-supply operation, both the +V<sub>S</sub> and the -V<sub>S</sub> supplies should be bypassed to ground with separate 0.1 $\mu F$  ceramic capacitors. A 10 $\mu F$  tantalum capacitor can be added for better performance.

Good PCB layout techniques optimize performance by decreasing the amount of stray capacitance at the op amp's inputs and output. To decrease stray capacitance, minimize trace lengths and widths by placing external components as close to the device as possible. Use surface-mount components whenever possible.

For the operational amplifier, soldering the part to the board directly is strongly recommended. Try to keep the

high frequency current loop area small to minimize the EMI (electromagnetic interference).




Figure 2. Amplifier with Bypass Capacitors

Grounding

A ground plane layer is important for SGMOP07 circuit design. The length of the current path in an inductive ground return will create an unwanted voltage noise. Broad ground plane areas will reduce the parasitic inductance.

Input-to-Output Coupling

To minimize capacitive coupling, the input and output signal traces should not be in parallel. This helps reduce unwanted positive feedback.

Differential Amplifier

The circuit shown in Figure 3 performs the difference function. If the resistor ratios are equal ( $R_4/R_3 = R_2/R_1$ ), then  $V_{OUT} = (V_P - V_N) \times R_2/R_1 + V_{REF}$ .





Figure 3. Differential Amplifier

**APPLICATION NOTES (continued)**

**Instrumentation Amplifier**


The circuit in Figure 4 performs the same function as that in Figure 3 but with a high input impedance.



**Figure 4. Instrumentation Amplifier**

**Active Low-Pass Filter**

The low-pass filter shown in Figure 5 has a DC gain of  $(-R_2/R_1)$  and the  $-3\text{dB}$  corner frequency is  $1/2\pi R_2 C$ . Make sure the filter bandwidth is within the bandwidth of the amplifier. Feedback resistors with large values can couple with parasitic capacitance and cause undesired effects such as ringing or oscillation in high-speed amplifiers. Keep resistor values as low as possible and consistent with output loading consideration.



**Figure 5. Active Low-Pass Filter**

**REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

**AUGUST 2017 – REV.A to REV.A.1**



Added external resistance parameter .....	3
Updated open-loop gain and phase vs. frequency .....	7

**Changes from Original (AUGUST 2017) to REV.A**

Changed from product preview to production data .....	All
---	-----

PACKAGE OUTLINE DIMENSIONS

SOIC-8




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.27 BSC		0.050 BSC	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°


# PACKAGE INFORMATION

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS



### TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOIC-8	13"	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1

DD0001

# PACKAGE INFORMATION

## CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13"	386	280	370	5

DD0002