

SGM804 Low-Power, SOT µP Reset Circuit with Capacitor-Adjustable Reset Timeout Delay

GENERAL DESCRIPTION

The SGM804 low-power micro-processor supervisor circuit monitors system voltages from 1.6V to 5V. This device performs a single function: it asserts a reset signal whenever the V_{CC} supply voltage falls below its reset threshold. The reset output remains asserted for the reset timeout period after V_{CC} rises above the reset threshold. The reset timeout is externally set by a capacitor to provide more flexibility.

The SGM804 has an active-low, push-pull reset output. It is available in Green SOT-23-5 package and is specified over an ambient temperature range of -40°C to +85°C.

FEATURES

- Monitor System Voltages from 1.6V to 5V
- Capacitor-Adjustable Reset Timeout Period
- Low Quiescent Current (3.3μA TYP)
- Push-Pull RESET Output
- Guaranteed RESET Valid to V_{CC} = 1V
- Immune to Short V_{CC} Transients
- Available in Green SOT-23-5 Package
- SGM804 Pin Compatible with NCP300–NCP303, MC33464/MC33465,S807/S808/S809, RN5VD ,MAX6424 and MAX6425


APPLICATIONS

Portable Equipment
Battery-Powered Computers/Controllers
Automotive
Medical Equipment
Intelligent Instruments
Embedded Controllers
Critical µP Monitoring
Set-Top Boxes
Computers


Low-Power, SOT µP Reset Circuit with Capacitor-Adjustable Reset Timeout Delay

PACKAGE/ORDERING INFORMATION

MODEL	PIN- PACKAGE	RESET THRESHOLD (TYP)	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKAGE OPTION
SGM804	SOT-23-5	1.63V	-40℃ to +85℃	SGM804-1.63YN5G/TR	S82XX	Tape and Reel, 3000
		2.32V	-40℃ to +85℃	SGM804-2.32YN5G/TR	S83XX	Tape and Reel, 3000
		2.63V	-40℃ to +85℃	SGM804-2.63YN5G/TR	S84XX	Tape and Reel, 3000
		2.93V	-40℃ to +85℃	SGM804-2.93YN5G/TR	S85XX	Tape and Reel, 3000



MARKING INFORMATION



For example: S82BA (2011, January)

ABSOLUTE MAXIMUM RATINGS

Lead Temperature (soldering, 10s)	260°C
ESD Susceptibility	
HBM	4000V
MM	400V

NOTE:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SGMICRO reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact SGMICRO sales office to get the latest datasheet.

PIN CONFIGURATION (TOP VIEW)



PIN DESCRIPTION

PIN	NAME	FUNCTION
5	SRT	Set Reset Timeout Input. Connect a capacitor between SRT and ground to set the timeout period. Determine the period as follows: $t_{RP} = 2.74 \times 10^6 \times C_{SRT} + 337 \times 10^{-6}$ with t_{RP} in seconds and C_{SRT} in farads.
3	GND	Ground.
4	N.C.	Not Internally Connected. Can be connected to GND.
2	Vcc	Supply Voltage and Reset Threshold Monitor Input.
1	RESET	$\overline{\text{RESET}}$ changes from high to low whenever V_{CC} drops below the selected reset threshold voltage. $\overline{\text{RESET}}$ remains low for the reset timeout period after V_{CC} exceeds the reset threshold.


SGM804

ELECTRICAL CHARACTERISTICS

 $(V_{CC}$ = 1V to 5.5V, T_A = T_{MIN} to T_{MAX} , unless otherwise specified. Typical values are at V_{CC} = 5V and T_A = +25°C.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Supply Voltage Range	V _{cc}		1.0		5.5	V	
		V _{CC} ≤ 5.0V		4.4	7.0		
Supply Current	I _{cc}	V _{CC} ≤ 3.3V		3.6	5.5	μA	
		V _{CC} ≤ 2.0V		3.3	4.5		
V Deset Threshold Assurage	V _{TH}	T _A = +25°C	V _{TH} - 2.5%		V _{TH} + 2.5%	V	
V _{CC} Reset Threshold Accuracy		T _A = -40°C to +85°C	V _{TH} - 3.5%		V _{TH} + 3.5%		
Hysteresis	V _{HYST}			4 × V _{TH}		mV	
V _{CC} to Reset Delay	t _{RD}	V _{cc} falling at 1mV/μs		80		μs	
Reset Timeout Period	t _{RP}	C _{SRT} = 1500pF	3.00	4.45	5.75	mo	
Reset Timeout Period		C _{SRT} = 0		0.337		ms	
V _{SRT} Ramp Current	I _{RAMP}	V _{SRT} = 0 to 0.65V; V _{CC} = 1.6V to 5V		220		nA	
V _{SRT} Ramp Threshold	$V_{\text{TH-RAMP}}$	V _{CC} = 1.6V to 5V (V _{RAMP} rising)		0.6		V	
		V _{CC} ≥ 1.0V, I _{SINK} = 50μA			0.3		
RESET Output Voltage Low	V _{OL}	V _{CC} ≥ 2.7V, I _{SINK} = 1.2mA			0.3	V	
		V _{CC} ≥ 4.5V, I _{SINK} = 3.2mA			0.4		
		V _{CC} ≥ 1.8V, I _{SOURCE} = 200μA	0.8 × V _{CC}				
RESET Output Voltage High, Push-Pull	V _{OH}	V _{CC} ≥ 2.25V, I _{SOURCE} = 500μA	0.8 × V _{CC}			V	
1 don't dii		V _{CC} ≥ 4.5V, I _{SOURCE} = 800μA	0.8 × V _{CC}				


TYPICAL OPERATING CIRCUIT





TYPICAL PERFORMANCE CHARACTERISTICS


(V_{CC} = 5V, C_{SRT} = 1500pF, T_A = +25°C, unless otherwise noted.)














SGM804

DETAILED DESCRIPTION

Reset Output

The reset output is typically connected to the reset input of a μP . A μP 's reset input starts or restarts the μP in a known state. The SGM804 μP supervisory circuit provides the reset logic to prevent code-execution errors during power-up, power-down, and brownout conditions.

 $\overline{\text{RESET}}$ changes from high to low whenever V_{CC} drops below the threshold voltage. Once V_{CC} exceeds the threshold voltage, $\overline{\text{RESET}}$ remains low for the capacitoradjustable reset timeout period.

This device output is guaranteed valid for $V_{CC} > 1V$.

Selecting a Reset Capacitor

The reset timeout period is adjustable to accommodate a variety of μP applications. Adjust the reset timeout period (t_{RP}) by connecting a capacitor (C_{SRT}) between SRT and ground. Calculate the reset timeout capacitor as follows:

 C_{SRT} = $(t_{RP} - 337 \times 10^{-6}) / (2.74 \times 10^{6})$ where t_{RP} is in seconds and C_{SRT} is in farads.

The reset delay time is set by a current/capacitor-controlled ramp compared to an internal 0.65V reference. An internal 220nA ramp current source charges the external capacitor. The charge to the capacitor is cleared when a reset condition is detected. Once the reset condition is removed, the voltage on the capacitor ramps according to the formula: dV/dt = I/C. The C_{SRT} capacitor must ramp to 0.6V to deassert the reset. C_{SRT} must be a low-leakage (<10nA) type capacitor; ceramic is recommended.

Operating as a Voltage Detector

The SGM804 can be operated in a voltage detector mode by floating the SRT pin. The reset delay times for V_{CC} rising above or falling below the threshold are not significantly different. The reset output is deasserted smoothly without false pulses.

APPLICATIONS INFORMATION

Negative-Going Vcc Transients

In addition to issuing a reset to the μP during power-up, power-down, and brownout conditions, this supervisor is relatively immune to short-duration negative-going transients (glitches). The graph Maximum Transient Duration vs. Reset Threshold Overdrive in the Typical Operating Characteristics shows this relationship.

The area below the curve of the graph is the region in which these devices typically do not generate a reset pulse. This graph was generated using a negative-going pulse applied to $V_{\rm CC}$, starting above the actual reset threshold ($V_{\rm TH}$) and ending below it by the magnitude indicated (reset-threshold overdrive). As the magnitude of the transient decreases (farther below the reset threshold), the maximum allowable pulse width-decreases. Typically, a $V_{\rm CC}$ transient that goes 100mV below the reset threshold and lasts 50 μ s or less does not cause a reset pulse to be issued.

Ensuring a Valid \overline{RESET} Down to $V_{CC} = 0$

When V_{CC} falls below 1V, RESET current-sinking (sourcing) capabilities decline drastically. In the case of the SGM804, high-impedance CMOS-logic inputs connected to RESET can drift to undetermined voltages. This presents no problems in most applications, since most μPs and other circuitry do not operate with V_{CC} below 1V.

In those applications where $\overline{\text{RESET}}$ must be valid down to zero, adding a pull down resistor between $\overline{\text{RESET}}$ and ground sinks any stray leakage currents, holding $\overline{\text{RESET}}$

low (Figure 1). The value of the pull down resistor is not critical; $100k\Omega$ is large enough not to load $\overline{\text{RESET}}$ and small enough to pull $\overline{\text{RESET}}$ to ground.





Figure 1. Ensuring \overline{RESET} Valid to $V_{CC} = 0$


Layout Consideration

SRT is a precise current source. When developing the layout for the application, be careful to minimize board capacitance and leakage currents around this pin. Traces connected to SRT should be kept as short as possible. Traces carrying high-speed digital signals and traces with large voltage potentials should be routed as far from SRT as possible. Leakage current and stray capacitance (e.g., a scope probe) at this pin could cause errors in the reset timeout period. When evaluating these parts, use clean prototype boards to ensure accurate reset periods.


PACKAGE OUTLINE DIMENSIONS


SOT-23-5





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol		nsions imeters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
Α	1.050	1.250	0.041	0.049	
A1	0.000	0.100	0.000	0.004	
A2	1.050	1.150	0.041	0.045	
b	0.300	0.500	0.012	0.020	
С	0.100	0.200	0.004	0.008	
D	2.820	3.020	0.111	0.119	
E	1.500	1.700	0.059	0.067	
E1	2.650	2.950	0.104	0.116	
е	0.950 BSC		0.037 BSC		
e1	1.900 BSC		0.075 BSC		
L	0.300	0.600	0.012	0.024	
θ	0°	8°	0°	8°	