



# 5A, 3MHz Synchronous Step-Down DC-DC with I<sup>2</sup>C Compatible Interface

#### DESCRIPTION

The EUP3265 is a high-frequency, high-current synchronous step-down dc-dc converter optimized to supply the different sub systems of smart-phones, Tablets, and portable applications powered by one cell Li–Ion or three cell Alkaline/NiCd/NiMH batteries. The device is able to deliver up to 5A, with programmable output voltage from 0.6 V to 1.4V.

The EUP3265 operates at 3-MHz fixed switching frequency which allows the use of small low cost inductors and capacitors. During light load conditions, the regulator includes a PFM mode to enhance light-load efficiency. The regulator transitions smoothly between PWM and PFM modes. Synchronous rectification and automatic PWM/PFM transitions improve overall efficiency.


The serial interface is compatible with Fast/Standard and High-Speed mode  $I^2C$  specification allowing transfers at up to 3.4 Mbps. This communication interface is used for dynamic voltage scaling with voltage steps down to 6.25 mV, for reprogramming the mode of operation (PFM or Forced PWM) or disable/enabling the output voltage.

#### **FEATURES**

- 2.7V to 5.5V Input Voltage Range
- 3MHz Constant Switching Frequency
- 5A Available Load Current
- I<sup>2</sup>C Control Interface with Dynamic Voltage Scaling Support
- Programmable Output Voltage: 0.6V to 1.4V in 6.25mV Steps
- Small size, 0.33µH or 0.47µH Inductor Solution
- 52µA Typical Quiescent Current
- PFM/PWM Operation for Optimum Increased Efficiency
- Excellent Load and Line Transient Response
- Short Circuit and Thermal Protection
- Available in 2.0mm×1.6mm WCSP-20 Package
- RoHS Compliant and 100% Lead(Pb)-Free Halogen-Free

#### APPLICATIONS

- Smart Phones
- Tablets
- Low-Voltage DSPs and Processors Core Power Supplies



### **Typical Application Circuit**

Figure 1.





**Typical Application Circuit (Continued)** 




Figure 2.

**Block Diagram** 




Figure 3.





# **Pin Configurations**

Package Type	Pin Configurations		
WCSP-20	(TOP VIEW) $(TOP VIEW)$ $(TO$		

# **Pin Description**


Name	WCSP-20	DESCRIPTION
PVIN	D2,E1,E2	Power Input Voltage. Connect to input power source. The connection from this pin to $C_{IN}$ should be as short as possible.
AVIN	D1	Analog Input Voltage. Connect to input power source as close as possible to the input bypass capacitor.
SW	D3,D4,E3,E4	Switching Node. Connect to the inductor.
PGND	B2,C1,C2, C3,C4	Power GND. Connect to the (-) terminal of output capacitor and (-) terminal of input capacitor.
AGND	B4	Analog GND. This is the signal ground reference for the IC.
SDA	B1	SDA. I <sup>2</sup> C interface serial data. There is an internal pull down resistor on this pin; could be left open if not used.
SCL	A3	SCL. I <sup>2</sup> C interface serial clock. There is an internal pull down resistor on this pin; could be left open if not used.
VSEL	A1	Output voltage and mode selection. This pin determines which of the two programmable configurations to utilize. This behavior can be overridden through $I^2C$ register settings. There is an internal pull down resistor on this pin; could be left open if not used.
EN	A2	Enable. When HIGH, the circuit is enabled. There is an internal pull down resistor on this pin.
FB	A4	Feedback Voltage Input. Tie this pin to the output voltage.
PGND/PG	B3	Power Good open drain output. If not used has to be connected to ground.





# **Ordering Information**

Order Number	Package Type	Marking	<b>Operating Temperature Range</b>
EUP3265HIR1	WCSP-20	xxx Y00	-40°C to +85°C







#### **Absolute Maximum Ratings (1)**

<ul> <li>Input Supply Voltage(AVIN,PVIN)</li> <li>SW Voltage</li> <li>SDA, SCL, VSEL, EN, FB Voltages</li> <li>Package Thermal Resistance</li> </ul>	-0.3V to VIN+0.3V
WCSP-20,θ <sub>JA</sub>	- 65°C/W
■ Junction Temperature	- 150°C
■ Lead Temperature (Soldering, 10sec.)	- 260°C
Storage Temperature Range	65°C to 150°C
<ul> <li>ESD Susceptibility (HBM)</li> </ul>	- 2kV
<b>Recommended Operating Conditions (2)</b>	
■ Supply Voltage	2.7V to 5.5V

Supply Voltage ------ 2.7V to 5.5V
 Operating Temperature ------ -40°C to +85°C

*Note (1): Stress beyond those listed under "Absolute Maximum Ratings" may damage the device. Note (2): The device is not guaranteed to function outside the recommended operating conditions.* 

#### **Electrical Characteristics**

(The  $\bullet$  denote the Spec. apply over the full operating temperature range, otherwise Spec. are T<sub>A</sub> =+25°C. V<sub>IN</sub> =3.6V unless otherwise specified.)

Symbol	Parameter	Conditions		EUP3265			Unit
Symbol	rarameter	Conditions	Min.	Тур.	Max.	Omt	
V <sub>IN</sub>	Input Voltage Range	$-40^{\circ}C \leq T_A \leq +85^{\circ}C$	•	2.7		5.5	V
UVLO	Input Undervoltage Lockout	Rising			2.2		V
$\Delta V_{OUT}$	Output Voltage Load Regulation	$I_0=0$ to 5A, $V_{OUT}=1.15V$ , PWM Mode			0.1		%/A
ΔVOUT	Output Voltage Line Regulation	$I_0=0A, V_{IN}=2.7V \text{ to } 5.5V, V_{OUT}=1.15V, PWM Mode$			0.1		%/V
$V_{\mathrm{IH}}$	High-Level Input Voltage	EN,VSEL,SCL,SDA		1.2			V
V <sub>IL</sub>	Low-Level Input Voltage	EN, VSEL, SCL, SDA				0.4	V
I <sub>Q</sub>	Quiescent Current	I <sub>O</sub> =0mA, PFM mode, no switching			52		μA
IQ		I <sub>O</sub> =0mA, PWM mode, switching			14		mA
I <sub>SHDN</sub>	OFF Mode Current	EN,VSEL,SLEEP_mode bit low	•		0.3	5	μΑ
I <sub>SLEEP</sub>	SLEEP Mode Current	EN high, DC-DC off (or EN low, VSEL low, SLEEP_mode bit high)			17		μΑ
$I_{PEAK}$	Peak Inductor Current				8		А
f <sub>OSC</sub>	Oscillator Frequency			2.65	3	3.35	MHz
T		EN=0V, SW=0V				5	μΑ
I <sub>LSW</sub>	SW Leakage Current	EN=0V, SW=3.6V				5	μΑ
R <sub>PFET</sub>	R <sub>DS(ON)</sub> of P-Channel FET	I <sub>SW</sub> =500mA, VIN=5V			31		mΩ
<b>R</b> <sub>NFET</sub>	R <sub>DS(ON)</sub> of N-Channel FET	I <sub>SW</sub> =500mA, VIN=5V			17		mΩ
T <sub>SD</sub>	Thermal Shutdown				150		°C
T <sub>SD</sub> -Hys	Thermal Shutdown Hysteresis				20		°C





# I<sup>2</sup>C Timing Specifications

Parameter	Conditions	Min.	T	3.6		
		101111.	Тур.	Max.	Unit	
	Standard Mode			100	kHz	
SCL Clock Frequency	Fast Mode			400	kHz	
Sel clock frequency	High-Speed Mode, $C_B \leq 100 pF$			3.4	MH	
	High-Speed Mode, $C_B \leq 400 pF$			1.7	MH	
Bus-Free Time between STOP	Standard Mode		4.7		μs	
and START Conditions	Fast Mode		1.3		μs	
	Standard Mode		4		μs	
1	Fast Mode		100		ns	
Time	High-Speed Mode		160		ns	
	Standard Mode		4.7		μs	
SCL LOW Deried	Fast Mode		1.3		ns	
SCL LOW Period	High-Speed Mode, $C_B \leq 100 pF$		160		ns	
	High-Speed Mode, $C_B \leq 400 pF$		320		ns	
	Standard Mode		4		μs	
SCL HIGH Period	Fast Mode		600		ns	
	High-Speed Mode, $C_B \leq 100 pF$		60		ns	
	High-Speed Mode, $C_B \leq 400 \text{pF}$		120		ns	
Repeat-START Setup Time	Standard Mode		4.7		μs	
	Fast Mode		600		ns	
	High-Speed Mode		160		ns	
	Standard Mode		250		ns	
Data Setup Time	Fast Mode				ns	
1					ns	
		0	_	3.45	μs	
					ns	
Data Hold Time		_			ns	
					ns	
		_	) 1C <sub>P</sub>		ns	
SCL Rise Time					ns	
		2010			ns	
			-		ns	
		20+0			ns	
SCL Fall Time					ns	
		2010	1		ns	
					ns	
		20+0	-			
Rise Time of SCL After a					ns	
Repeated START Condition and After ACK Bit		20+0	-		ns	
		+			ns	
		20.10			ns	
					ns	
SDA Rise Time		20+0	1		ns	
		+			ns ns	
	and START Conditions START or Repeated-START Hold Time SCL LOW Period SCL HIGH Period Repeat-START Setup Time Data Setup Time Data Hold Time SCL Rise Time SCL Rise Time Rise Time of SCL After a Repeated START Condition and After ACK Bit	Bus-Free Time between STOP and START ConditionsStandard ModeSTART or Repeated-START Hold TimeStandard ModeSTART or Repeated-START Hold TimeStandard ModeSCL LOW PeriodStandard ModeSCL LOW PeriodStandard ModeSCL HIGH PeriodFast ModeSCL HIGH PeriodStandard ModeBata Setup TimeStandard ModeFast ModeHigh-Speed Mode, C_B ≤ 100pFHigh-Speed ModeStandard ModeFast ModeHigh-Speed ModeData Setup TimeStandard ModeData Hold TimeStandard ModeSCL Rise TimeStandard ModeSCL Rise TimeStandard ModeSCL Fall TimeStandard ModeRigh-Speed Mode, C_B ≤ 100pFHigh-Speed Mode, C_B ≤ 100pFHigh-Speed Mode, C_B ≤ 100pFHigh-Speed Mode, C_B ≤ 100pFSCL Fall TimeStandard ModeFast ModeFast ModeHigh-Speed Mode, C_B ≤ 100pFHigh-Speed Mode, C_B ≤ 100pFHig	Bus-Free Time between STOP and START ConditionsStandard ModeSTART or Repeated-START HoldStandard ModeTimeStandard ModeSCL LOW PeriodFast ModeSCL LOW PeriodFast ModeSCL HIGH PeriodFast ModeSCL HIGH PeriodStandard ModeSCL HIGH PeriodFast ModeSCL ART Setup TimeStandard ModeRepeat-START Setup TimeStandard ModeData Setup TimeStandard ModeData Setup TimeStandard ModeData Setup TimeStandard ModeData Hold TimeFast ModeSCL Rise TimeStandard ModeSCL Rise Time of SCL After a Repeated START Condition and After ACK BitStandard ModeSDA Rise TimeStandard ModeSDA Rise TimeStandard ModeStandard Mode20+(C Fast ModeSDA Rise TimeStandard ModeStandard Mode20+(C Fast Mode </td <td>Bus-Free Time between STOP and START ConditionsStandard Mode4.7Bus-Free Time between STOP and START or Repeated-START HoldFast Mode1.3START or Repeated-START HoldStandard Mode4Fast Mode100100High-Speed Mode160SCL LOW PeriodStandard Mode4.7Fast Mode1.313High-Speed Mode, <math>C_B \leq 100pF</math>160High-Speed Mode, <math>C_B \leq 100pF</math>160High-Speed Mode, <math>C_B \leq 100pF</math>600Fast Mode4.7Fast Mode600High-Speed Mode, <math>C_B \leq 100pF</math>60High-Speed Mode, <math>C_B \leq 100pF</math>600High-Speed Mode, <math>C_B \leq 100pF</math>600High-Speed Mode160Standard Mode4.7Fast Mode600High-Speed Mode, <math>C_B \leq 100pF</math>60High-Speed Mode100Data Setup TimeFast ModeData Setup TimeStandard ModeData Hold TimeStandard ModeSCL Rise TimeStandard ModeSCL Rise TimeStandard ModeSCL Rise TimeStandard ModeSCL Fall TimeFast ModeStandard Mode20+0.1C_BFast Mode200pFStandard Mode20+0.1C_BFast Mode20+0.1C_BFast Mode20+0.1C_BStandard Mode20+0.1C_BStandard Mode20+0.1C_BFast Mode20+0.1C_BFast Mode20+0.1C_BFast Mode20+0.1C_BFast Mode20+0.1C_B</td> <td>Bus-Free Time between STOP and START Conditions         Standard Mode         4.7           Fast Mode         1.3           START or Repeated-START Hold Time         Standard Mode         4           Fast Mode         100           Standard Mode         40           Fast Mode         100           SCL LOW Period         Standard Mode         4.7           Fast Mode         1.3           High-Speed Mode, C<sub>B</sub> ≤ 100pF         160           High-Speed Mode, C<sub>B</sub> ≤ 100pF         60           High-Speed Mode         4.7           Fast Mode         600           High-Speed Mode, C<sub>B</sub> ≤ 100pF         10           Standard Mode         250           Fast Mode         100           High-Speed Mode         100           High-Speed Mode         100           Standard Mode         0         3.45           Fast Mode         0         3.45           Fast Mode         0         900           High-Speed Mode, C<sub>B</sub> ≤ 100pF</td>	Bus-Free Time between STOP and START ConditionsStandard Mode4.7Bus-Free Time between STOP and START or Repeated-START HoldFast Mode1.3START or Repeated-START HoldStandard Mode4Fast Mode100100High-Speed Mode160SCL LOW PeriodStandard Mode4.7Fast Mode1.313High-Speed Mode, $C_B \leq 100pF$ 160High-Speed Mode, $C_B \leq 100pF$ 160High-Speed Mode, $C_B \leq 100pF$ 600Fast Mode4.7Fast Mode600High-Speed Mode, $C_B \leq 100pF$ 60High-Speed Mode, $C_B \leq 100pF$ 600High-Speed Mode, $C_B \leq 100pF$ 600High-Speed Mode160Standard Mode4.7Fast Mode600High-Speed Mode, $C_B \leq 100pF$ 60High-Speed Mode100Data Setup TimeFast ModeData Setup TimeStandard ModeData Hold TimeStandard ModeSCL Rise TimeStandard ModeSCL Rise TimeStandard ModeSCL Rise TimeStandard ModeSCL Fall TimeFast ModeStandard Mode20+0.1C_BFast Mode200pFStandard Mode20+0.1C_BFast Mode20+0.1C_BFast Mode20+0.1C_BStandard Mode20+0.1C_BStandard Mode20+0.1C_BFast Mode20+0.1C_BFast Mode20+0.1C_BFast Mode20+0.1C_BFast Mode20+0.1C_B	Bus-Free Time between STOP and START Conditions         Standard Mode         4.7           Fast Mode         1.3           START or Repeated-START Hold Time         Standard Mode         4           Fast Mode         100           Standard Mode         40           Fast Mode         100           SCL LOW Period         Standard Mode         4.7           Fast Mode         1.3           High-Speed Mode, C <sub>B</sub> ≤ 100pF         160           High-Speed Mode, C <sub>B</sub> ≤ 100pF         60           High-Speed Mode         4.7           Fast Mode         600           High-Speed Mode, C <sub>B</sub> ≤ 100pF         10           Standard Mode         250           Fast Mode         100           High-Speed Mode         100           High-Speed Mode         100           Standard Mode         0         3.45           Fast Mode         0         3.45           Fast Mode         0         900           High-Speed Mode, C <sub>B</sub> ≤ 100pF	





## I<sup>2</sup>C Timing Specifications (continued)

Symbol	Denometer	Conditions	EUP3265			Unit	
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Umt	
	SDA Fall Time	Standard Mode	20+0.1C <sub>B</sub>		300	ns	
		Fast Mode	20+0.1C <sub>B</sub>		300	ns	
t <sub>FDA</sub>		High-Speed Mode, $C_B \leq 100 pF$	10		80	ns	
		High-Speed Mode, $C_B \leq 400 pF$		20	160	ns	
	STOP Condition Setup Time	Standard Mode		4		μs	
t <sub>SU;STO</sub>		Fast Mode		600		ns	
		High-Speed Mode		160		ns	
C <sub>B</sub>	Capacitive Load for SDA and SCL				400	pF	

# I<sup>2</sup>C Timing Diagrams





Figure 4. I<sup>2</sup>C Interface Timing for Fast and Standard (F/S) Modes



Note A: First rising edge of SCLH after Repeated Start and after each ACK bit.


Figure 5. I<sup>2</sup>C Interface Timing for High Speed (HS) Mode






# Typical Operating Characteristics

(AVIN=PVIN=3.6V, L=0.47 $\mu$ H, C<sub>OUT</sub>=2×22 $\mu$ F)








## **Typical Operating Characteristics (continued)**

(AVIN=PVIN=3.6V, L=0.47 $\mu$ H, C<sub>OUT</sub>=2×22 $\mu$ F)











# **Typical Operating Characteristics (continued)**


(AVIN=PVIN=3.6V, L=0.47µH, C<sub>OUT</sub>=2×22µF)



















#### **Typical Operating Characteristics (continued)** (AVIN-DVIN-2 6V, L=0.47 $\mu$ H, C = -2 $\times$ 22 $\mu$ E)

(AVIN=PVIN=3.6V, L=0.47 $\mu$ H, C<sub>OUT</sub>=2×22 $\mu$ F)








100 µs/DIV

**PWM MODE** 

# **Typical Operating Characteristics (continued)** (AVIN=PVIN=3.6V, L=0.47µH, C<sub>OUT</sub>=2×22µF)







#### **OPERATION**


#### **Functional Description**

The EUP3265 is a synchronous step-down converter typically operating with a 3-MHz fixed frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load currents, the converter could be programmed to operate with pulse frequency modulation (PFM) to improve efficiency. Both the main (P-Channel MOSFET) and the synchronous (N-Channel MOSFET) switches are internal. The EUP3265 uses voltage mode architecture with input voltage feed-forward. This achieves good load and line response and allows the use of tiny inductors and small ceramic input and output capacitors.

The EUP3265 integrates an  $I^2C$  compatible interface allowing transfers up to 3.4 Mbps. This communication interface can be used for dynamic voltage scaling with voltage steps down to 6.25 mV, for reprogramming the mode of operation (PFM or forced PWM) or disable/enabling the output voltage for instance. For more details, see the  $I^2C$  interface and register description section.

#### **Forced PWM Operation**

Selecting forced PWM mode operation, the EUP3265 regulates output voltage by switching at a constant frequency and then modulating the power transferred to the load each cycle using PWM comparator. At the beginning of each switching cycle, the P-channel MOSFET switch is turned on and the inductor current ramps up until the PWM comparator trips and the control logic turns off the switch. The duty cycle is controlled by two weighed differential signals: the output of error amplifier and the sawtooth ramp. Forced PWM operation provides low ripple noise. The EUP3265 can be programmed to only use PWM and disable the transition to PFM if desired (PWMVSEL0/ PWMVSEL1 bits of COMMAND register).



# Figure 6. Operation in PFM mode and transfer to PWM mode

#### **PFM/PWM Operation**

The EUP3265 could operate at PFM mode to save power and improve efficiency when the load current is very low. In this case, the converter will automatically switch between PFM state and PWM state based on load demand. At light loads, the device enters PFM mode and operates with reduced switching frequency and quiescent current to maintain high efficiency. During PFM operation, there are two thresholds to control the loop and limit the output ripple as shown in Figure 6. With the increase of load current, the converter changes from PFM to PWM mode with smooth transition.

#### **Output Voltage**

Output voltage level of the EUP3265 can be programmed in the 0.6 V to 1.4 V range by 6.25 mV steps. Writing in the VoutVSEL0[6..0] bits of the PROGVSEL0 register or VoutVSEL1[6..0] bits of the PROGVSEL1 register will change settings. The VSEL pin and VSELGT bit will determine which register between PROGVSEL0 and PROGVSEL1 will set the output voltage.

- If VSELGT=1 AND VSEL=0, Output voltage is set by VoutVSEL0[6..0] bits (PROGVSEL0 register)
- Else, Output voltage is set by VoutVSEL1[6..0] bits (PROGVSEL1 register)

When the VSEL pin is set high, the EUP3265 has a default output voltage of 1.15V. When the VSEL pin is set low, the default output voltage changes to 1.025V.

#### **Undervoltage Lockout**

The undervoltage lockout circuit prevents device from misoperation at low input voltages. It prevents the converter from turning on the main and synchronous switches under undervoltage state.

#### **Thermal Shutdown**

As soon as the junction temperature of the IC exceeds 150°C typical, the device goes into thermal shutdown. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are turned off.

When EUP3265 returns from thermal shutdown, it can restart in two different configurations depending on REARM bit in the LIMCONF register (see register description section):

- If REARM = 0, EUP3265 does not restart after TSD. To restart, an EN pin toggle is required.
- If REARM = 1, EUP3265 restarts with register values set prior to thermal shutdown. The device recovers its operation when the junction temperature falls below 130°C typical again.

#### **Active Output Discharge**

To make sure that no residual voltage remains in the power supply rail, an active discharge path can ground the EUP3265 output voltage. For maximum flexibility, this feature can be easily disabled or enabled with DISCHG bit in PGOOD register. By default the discharge path is disabled.





#### Enabling

The EN pin controls EUP3265 start up. EN pin Low to High transition starts the power up sequencer. If EN is made low, the DC-DC converter is turned off and device enters:

- In Sleep Mode if Sleep\_Mode I<sup>2</sup>C bit is high or VSEL is high.
- In Off Mode if Sleep\_Mode I<sup>2</sup>C bit and VSEL are low.

When EN pin is set to high level, the DC-DC converter can be enabled/disabled by writing the ENVSEL0 or ENVSEL1 bit of the PROGVSEL0 and PROGVSEL1 registers: If ENVSELx bit is high, DC-DC is activated. If ENVSELx bit is low, DC-DC converter is turned off and device enters in Sleep Mode.

A built in pull down resistor disables the device when this pin is left unconnected or not driven.

#### Dynamic Voltage Scaling (DVS)

This converter supports dynamic voltage scaling allowing the output voltage to be (DVS) reprogrammed via I<sup>2</sup>C commands and provides the different voltages required by the processor. The change between set points is managed in a smooth fashion without disturbing the operation of the processor. When programming a higher voltage, output raises in equidistant steps, which are 6.25mV/0.166us, such that the dV/dt is controlled. When programming a lower voltage, output will decrease in equidistant steps per defined time period such that the dV/dt is controlled (default 6.25mV/2.666us) by writing DVS[1..0] bits in TIME register. DVS sequence is automatically initiated by changing output voltage settings. There are two ways to change these settings:

- Directly change the active setting register value (VoutVSEL0[6..0] of PROGVSEL0 register or VoutVSEL1[6..0] of the PROGVSEL1 register) via I<sup>2</sup>C command.
- Change the VSEL internal signal level by toggling VSEL pin.

The second method eliminates the  $I^2C$  latency and therefore faster.

#### VSEL Pin

By changing VSEL pin levels, the user has a latency free way to change EUP3265 configuration: operating mode (Auto or PWM forced), the output voltage as well as enable. VSEL pin action can be masked by writing 0 to the VSELGT bit in the COMMAND register. In that case  $I^2C$  bit corresponding to VSEL high will be taken into account.

#### **Power Good Pin (Optional)**

To indicate the output voltage level is established, a power good signal is available. The power good pin is pulled down when the DC-DC converter is off. Once the output voltage reaches 93% of the expected output level, the power good logic signal becomes high and the open drain output becomes high impedance. During operation when the output drops below 90% of the programmed level, the power good logic signal goes low and the open drain signal transitions to a low impedance state, which indicates a power failure. When the voltage rises again to above 93% the power good signal goes high again.

During a positive DVS sequence, when target voltage is higher than initial voltage, the Power Good logic signal will be set low during output voltage ramping and transition to high once the output voltage reaches 93% of the target voltage. When the target voltage is lower than the initial voltage, Power Good pin will remain at high level during transition.

Power Good signal during normal operation can be disabled by clearing the PGDCDC bit in PGOOD register.

Power Good operation during DVS can be controlled by setting / clearing the bit PGDVS in PGOOD register.

In order to generate a Reset signal, a delay can be programmed between the output voltage gets 93% of its final value and Power Good pin is released to high level. The delay is set through the TOR[1..0] bits in the TIME register. The default delay is 0 ms.

#### I<sup>2</sup>C interface

#### Description

 $I^2C$  is a 2-wire serial interface developed by Philips Semiconductor (see  $I^2C$ -Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the  $I^2C$  compatible devices connect to the  $I^2C$  bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The EUP3265 device works as a slave and supports the following data transfer modes, as defined in the  $I^2$ C-Bus Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode (up to 3.4 Mbps in write mode). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. The data transfer protocol for standard and fast modes is exactly the same. Therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is identical with the F/S-mode except the bus speed, and it is referred to as HS-mode.

The EUP3265 device supports 7-bit addressing. The 7 MSBs are 0011100.





#### Fast/Standard (F/S) Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, see Figure 7. All  $I^2C$ -compatible devices should recognize a start condition.

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, see Figure 8. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge bit, see Figure 9, by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge. the master knows that the communication link with a slave has been established.

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. An acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high, see Figure 7. This releases the bus and stops the communication link with the addressed slave. All  $I^2C$  compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address.

#### High Speed (HS) Mode

When the bus is idle, both SDA and SCL lines are pulled high by the pull-up devices.

This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode.




Figure7.Start and Stop conditions






Figure8.Bit Transfer on the Serial Interface



#### Figure9.Acknowledge on the I<sup>2</sup>C Bus







#### **Figure10.Bus Protocol**

#### **Read and Write transactions**

The EUP3265 requires a start condition, a valid  $I^2C$  address, a register address byte, and a data byte for a single update. After the receipt of each byte, the EUP3265 device acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid  $I^2C$  address selects the EUP3265. EUP3265 performs an update on the falling edge of the LSB byte.

When EN pin is tied to ground, the registers can be updated via the  $I^2C$  interface.




Figure12. "Read" Data Transfer Format in F/S-Mode

#### Configurations


Default values of EUP3265 are shown below:


- $I^2C$  Address: 0011100
- VOUT\_VSEL1: 1.15V
- VOUT\_VSEL0: 1.025V
- MODE\_VSEL1: Forced PWM
- MODE\_VSEL0: PWM/PFM Auto Mode
- IPEAK: 8A



#### **Register Description**

#### **POWERNMOS REGISTER (READ/WRITE)**





#### VoutVSEL[6..0]

Sets the DC-DC converter output voltage when VSEL pin=0 (and VSEL pin function is enabled in register COMMAND.D0) 0000000b=600mV, 1111111b=1393.75mV (step of 6.25mV)

#### **ENVSEL0**


EN pin gating for VSEL internal signal = Low 0 : Disabled

1 : Enabled






#### **PGOOD REGISTER (READ/WRITE)**




#### TIME REGISTER (READ/WRITE)






#### **COMMAND REGISTER (READ/WRITE)**




#### LIMCONF REGISTER (READ/WRITE)





#### **MODULE REGISTER (READ/WRITE)**







#### **Applications Information**

#### **Inductor Selection**

The EUP3265 typically uses a  $0.33\mu$ H or  $0.47\mu$ H inductor. The output inductor is selected to limit the ripple current to some predetermined value, typically 20%~40% of the full load current at the maximum input voltage. Large value inductors lower ripple currents. Higher V<sub>IN</sub> or V<sub>OUT</sub> also increases the ripple current as shown in equation.

$$\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. The DC resistance of the inductor directly influences the efficiency of the converter. Therefore for better efficiency, choose a low DC-resistance inductor.

#### **CIN and COUT Selection**

In continuous mode, the source current of the P-Channel MOSFET is a square wave of duty cycle  $V_{OUT}/V_{IN}$ . The primary function of the input capacitor is to provide a low impedance loop for the edges of pulsed current drawn by the EUP3265. A low ESR input capacitor sized for the maximum RMS current must be used. The size required will vary depending on the load, output voltage and input voltage source impedance characteristics. A typically  $C_{IN}$  value is around  $10\mu$ F. If the wire of supply is too long, larger input capacitor should be used,  $22\mu$ F is preferred.

The input capacitor RMS current varies with the input voltage and the output voltage. The equation for the maximum RMS current in the input capacitor is:

$$\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

The output capacitor  $C_{OUT}$  has a strong effect on loop stability. The selection of  $C_{OUT}$  is driven by the required effective series resistance (ESR). ESR is a direct function of the volume of the capacitor; that is, physically larger capacitors have lower ESR. Once the ESR requirement for  $C_{OUT}$  has been met, the RMS current rating generally far exceeds the IRIPPLE(P-P) requirement. The output ripple  $\Delta V_{OUT}$  in PWM mode is determined by:

$$\Delta V_{OUT} \cong \Delta I_L \left( ESR + \frac{1}{8fC_{OUT}} \right)$$

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

#### **Thermal Considerations**

To avoid the EUP3265 from exceeding the maximum junction temperature, the user will need to do a thermal analysis. The goal of the thermal analysis is to determine whether the operating conditions exceed the maximum junction temperature of the part. The temperature rise is given by:

$$T_R = (P_D)(\theta_{JA})$$

Where  $P_D=I_{LOAD}^2 \times R_{DS(ON)}$  is the power dissipated by the regulator ;  $\theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature. The junction temperature,  $T_J$ , is given by:

$$T_J = T_A + T_R$$

Where  $T_A$  is the ambient temperature.

TJ should be below the maximum junction temperature of  $150^{\circ}$ C.

#### PC Board Layout Checklist

For all switching power supplies, the layout is an important step in the design especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show stability problems as well as EMI problems.

When laying out the printed circuit board, the following guidelines should be used to ensure proper operation of the EUP3265.

The input capacitor  $C_{IN}$  should connect to  $V_{IN}$  as closely as possible. This capacitor provides the AC current to the internal power MOSFETs.


The power traces, consisting of the GND trace, the SW trace and the  $V_{\rm IN}$  trace should be kept short, direct and wide.

For good thermal coupling, PCB vias are required from the Pad for the thermal paddle to the ground plane.






## **Packaging Information**



WCSP-20

**TOP VIEW** 

**Bottom VIEW** 



Side VIEW

SYMBOLS	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
А	-	0.60	-	0.024	
A1	0.15	0.23	0.006	0.009	
D	1.60	1.66	0.063	0.065	
D1	0.40 REF		0.010	6 REF	
Е	2.00	2.06	0.079	0.081	
E1	0.40 REF		0.010	6 REF	

