GENERAL DESCRIPTION

The SGM41283 is a monolithic step-up converter that integrates a power switch and a biased avalanche photodiode (APD) current monitor. The device can double the output voltage through the APD optical receivers. The SGM41283 can provide up to 70V output.

The SGM41283 uses a current-mode, fixed-frequency architecture to regulate the output voltage, which provides a fast transient response and cycle-by-cycle current limiting. The SGM41283 features two accurate APD current monitoring outputs with 10:1 and 2:1 ratios, respectively. Resistor-adjustable current limiting protects the APD from optical power transients.

The SGM41283 includes over-current and thermaloverload protection to prevent damage in the event of an output overload.

The SGM41283 is available in a Green TQFN-3×3-16L package. It operates over an ambient temperature range of -40°C to +125°C.

FEATURES

- Input Voltage Range: 2.7V to 5.5V
- 72V/0.6Ω NFET with 1.1A Limit
- Up to 70V Output Voltage
- 50ns APD Current Monitoring Response Speed
- 850kHz Fixed Switching Frequency
- Internal Compensation and Soft-Start
- High-side APD Current Monitor with Less than ±5%
 Tolerance
- High-side Current Monitor Ratios:10:1 and 2:1
- Thermal-Shutdown Protection
- Programmable APD Over-Current Limit and Protection
- -40°C to +125°C Operating Temperature Range
- Available in a Green TQFN-3×3-16L Package

APPLICATIONS

APD Biasing
PIN Diode Biasing
Optical Receivers and Modules
Fiber-Optic-Network Equipment

TYPICAL APPLICATION





Figure 1. Typical Application Circuit

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION	
SGM41283	TQFN-3×3-16L	-40°C to +125°C	SGM41283XTQ16G/TR	41283TQ XXXXX	Tape and Reel, 4000	

MARKING INFORMATION

NOTE: XXXXX = Date Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Input Voltage Range	
MONIN, SW, APD	0.3V to 76V
EN, FB, RLIM	0.3V to 6.5V
MON1, MON2	0.3V to 4.5V
Package Thermal Resistance	
TQFN-3×3-16L, θ _{JA}	45°C/W
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM	4000V
MM	300V
CDM	1000V

RECOMMENDED OPERATING CONDITIONS

Input Voltage Range	2.7V to 5.5V
MON1, MON2	2.5V
MONIN, SW, APD	2.7V to 70V
Operating Ambient Temperature Range	40°C to +125°C
Operating Junction Temperature Range	40°C to +125°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION



PIN DESCRIPTION


PIN	NAME	FUNCTION				
1, 16	PGND	Power Ground. Pins connected internally. For best performance, connect both pins to board ground.				
2	VIN	Input Supply. Locally bypass this pin.				
3	EN	Enable Pin. Tie to 1.6V or higher to enable device; 0.3V or less to disable device.				
4, 6, 11	NC	Not Connected.				
5	FB	Feedback. Connect to the output-resistor-divider tap.				
7	MON2	Current-Monitor Output. It sources a current equal to 50% of the APD current and converts to a reference voltage through an external resistor.				
8	AGND	Analog Ground.				
9	RLIM	Current-Limit Resistor. Connect a resistor from RLIM to GND to program the APD current-limit threshold.				
10	MON1	Current-Monitor Output. It sources a current equal to 10% of the APD current and converts to a reference voltage through an external resistor.				
12	APD	Connect to APD Cathode.				
13	MONIN	Current-Monitor Power Supply. Connect an external low-pass filter to further reduce supply voltage ripple.				
14, 15	sw	Switch. Minimize the trace length on this pin to reduce EMI.				
_	Exposed Pad	GND. Solder to a large copper plane on the PCB.				


ELECTRICAL CHARACTERISTICS


 $(V_{IN} = 3.3V, V_{EN} = 3.3V, Full = -40^{\circ}C$ to +125°C, typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS	
Supply Voltage Range	V _{IN}		Full	2.7		5.5	V	
Oursell Comment		V _{FB} = 1V, not switching	Full		0.2	0.28	mA	
Supply Current	I _{SUPPLY}	V _{EN} = 0V	Full		0.01	1	μΑ	
Under-Voltage Lockout Threshold	V _{UVLO}		Full	2.4	2.5	2.6	V	
Under-Voltage Lockout Hysteresis	V _{UVLO_HYS}		+25°C		200		mV	
EN Logic High Threshold	V _{IH}		Full	1.6			V	
EN Logic Low Threshold	V _{IL}		Full			0.3	V	
Feedback Voltage	V_{FB}		Full	0.775	0.795	0.815	V	
Feedback Line Regulation			+25°C		0.15	0.42	%/V	
FB Input-Bias Current	I _{FB}	V _{FB} = 0.795V	Full		10	400	nA	
Switching Frequency	f _{SW}		Full	710	850	960	kHz	
Maximum Duty Cycle	D _{MAX}		Full	85.5	90	92.0	%	
Switch Current Limit	I _{LIM_SW}		+25°C	0.87	1.1	1.35	Α	
Internal Switch On-Resistance	Ron	I _{SW} = 150mA	Full		0.6	1.1	Ω	
Switch Leakage Current		V _{SW} = 72V, V _{EN} = 0V	Full		0.05	1	μΑ	
EN Pin Pull-Down Current	I _{ENP}	V _{EN} = 0V	Full		0.1	0.4	μΑ	
ADD Current Manitar Output Cain		I _{APD} = 250nA, 10V ≤ V _{MONIN} ≤ 70V	Full	0.08	0.10	0.12	m Λ /m Λ	
APD Current-Monitor Output1 Gain	G _{CM1}	I _{APD} = 2.5mA, 10V ≤ V _{MONIN} ≤ 70V	Full	0.096	0.10	0.105	mA/mA	
ADD Comment Meniter Costruit Cosin		I _{APD} = 250nA, 10V ≤ V _{MONIN} ≤ 70V	Full	0.43	0.5	0.56	A / A	
APD Current-Monitor Output2 Gain	G _{CM2}	I _{APD} = 2.5mA, 10V ≤ V _{MONIN} ≤ 70V	Full	0.489	0.5	0.522	mA/mA	
Monitor-Output1 Voltage Clamp	V _{MOC1}	250nA < I _{APD} < 2.5mA	Full	3.8	4.10	4.4	V	
Monitor-Output2 Voltage Clamp	V _{MOC2}	250nA < I _{APD} < 2.5mA	Full	3.8	4.10	4.4	V	
APD Monitor-Voltage Drop	V_{DROP}	V _{MONIN} - V _{APD} at I _{APD} = 1mA, V _{MONIN} = 40V	Full	1.3	1.5	1.7	V	
ADD Manitar Current Bashanas Speed	t _{DELAY1}	10μA to 1mA step APD current input	+25°C		50		ns	
APD Monitor-Current Response Speed	t _{DELAY2}	250nA to 10μA step APD current input	+25°C		7		μs	
APD Input Current Limit	I _{LIM_APD}	$V_{APD} = 0V$, $V_{MONIN} = 40V$, $R_{LIM} = 16.9k\Omega$	Full	3.75		4.50	mA	
		$R_{LIM} = 27.2k\Omega$, $V_{MONIN} = 10V$	Full	2.29		2.80		
ADD Current Limit Adjustment Dange		$R_{LIM} = 137k\Omega, V_{MONIN} = 10V$	Full	0.435		0.575	mA	
APD Current Limit Adjustment Range		R _{LIM} = 27.2kΩ, V _{MONIN} = 70V	Full	2.25		2.95		
		$R_{LIM} = 137k\Omega$, $V_{MONIN} = 70V$	Full	0.435		0.595		
Thermal Shutdown	T _{SHDN}				170		°C	
Thermal Shutdown Hysteresis	T _{HYS}				20		°C	


TYPICAL PERFORMANCE CHARACTERISTICS
















































































FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram

APPLICATION INFORMATION

The SGM41283 step-up converter uses a constant-frequency, current-mode control scheme to provide excellent line and load regulation.

At the start of each oscillator cycle, the RS latch is set, which turns on the power switch. The output of current sense amplifier which is proportional to the switching current is added to a generated ramp. The resulting sum is fed into the positive terminal of the PWM comparator. The RS latch resets, turning off the power switch as soon as the positive terminal exceeds the level of negative input of PWM comparator which is proportional to the difference between the feedback voltage and the reference voltage. As the load varies, the error amplifier sets the switching peak current necessary to supply the load and regulate the output voltage.

SGM41283 has an integrated high-side APD current monitor. The MONx pin has an open-circuit protection feature and is internally clamped to 4V. MON1 and MON2 mirror the load current on the APD pin, and convert the currents to voltage signals through resistors R_{MON1} and $R_{\text{MON2}}.$ The current mirror ratios are set to be 10:1 and 2:1. The APD output current has over-current protection with a threshold programmed by an external resistor at the RLIM pin.

APD Current-Limit Design

The current limit can be adjusted from 0mA to 2.5mA. Calculate the value of the external resistor, R_{LIM}, for a given current limit, I_{LIM}, using the following equation:

$$R_{RLIM}(k\Omega) = \frac{70}{I_{APD,MAX}}(mA)$$
 (1)

Enable and Shutdown

When the EN pin is pulled to high voltage, the SGM41283 is enabled. When the EN pin is pulled to low voltage, the SGM41283 goes into shutdown mode. In shutdown mode, the device stops switching. Less than $1\mu A$ input current is consumed in shutdown mode when input voltage is lower than 5.0V, and the shutdown current may rise to about $50\mu A$ when input voltage is larger than 5.0V.

Soft-Start

There is no need for a soft-start because V_{OUT} rises very slowly on the order of ms. The portion of the inductor current that actually drives up the output voltage is small due to the high conversion ratio. The inductor current limit 1.1A (TYP), the output capacitor 0.1 μ F (TYP), and V_{IN} limit the V_{OUT} rise time.

V_{OUT} Programming

A resistor feedback network programs the output voltage. Typically, the top resistor from V_{OUT} to V_{FB} is $1M\Omega$. The bottom resistor from V_{FB} to GND is:

$$R_{\text{BOTTM}}\left(k\Omega\right) = R_{\text{TOP}}\left(k\Omega\right) \times \frac{V_{\text{FB}}}{V_{\text{OUT}} - V_{\text{FB}}} \tag{2}$$

In addition, place a series resistor and capacitor of $100 k\Omega$ and 100 pF, respectively, in parallel with $R_{TOP}.$ This gives a phase boost for good phase margin as well as decreases the gain for good gain margin in the extreme cases of V_{IN} and $V_{\text{OUT}}.$

Inductor Design

Three key inductor parameters must be specified for operation with the SGM41283: inductance value (L), inductor saturation current (Isat), and DC resistance (DCR). In general, the inductor should have a saturation current rating greater than the maximum peak switch current-limit value (ILIM_SW = 1.1A). DCR should be be low for reasonable efficiency. The SGM41283 was designed for operation with inductors in the 1.5 μ H to 4 μ H range. Typically, 2.0 μ H inductor is recommended.

Diode Design

Due to the high-output voltage combined with the diode capacitive coupling, there is a significant reverse current through the inductor. Generally, a low reverse bias capacitance equates to a low reverse inductor current. However, this is not always true though; so test the diodes prior to final selection. Two recommended diodes with relatively small reverse currents are the DFLS1150-7 (Diodes Inc, Schottky, 1A (AVG), 150V) and the BAT46ZFILM (STMicroelectronics, Schottky, 150mA (AVG), 100V).

APPLICATION INFORMATION (continued)

R_{MON1}, R_{MON2} Design

The maximum allowed voltage on either R_{MON1} or R_{MON2} is 2.5V. The maximum allowed current is 2.5mA (TYP). For faster response, chose the maximum output less than the maximum allowed voltage.

$$I_{MON1,MAX}(mA) = \frac{I_{APD,MAX}}{10}$$
 (3)

$$I_{MON2,MAX}(mA) = \frac{I_{APD,MAX}}{20}$$
 (4)

$$R_{MON1}(k\Omega) = \frac{V_{MON1,MAX}}{I_{MON1,MAX}}$$
 (5)

$$R_{MON2}(k\Omega) = \frac{V_{MON2,MAX}}{I_{MON2,MAX}}$$
 (6)

where: $V_{MON1,MAX}$, $V_{MON2,MAX} < 2.5V$.

C_{IN} Design

If the C_{IN} is not big enough, the initial current pulses will pull VIN down below UVLO during power start-up. This may cause false starts. Select a C_{IN} of at least 10 μ F.

Cout Design

For most applications, use a small output capacitor of 0.1µF or greater. To achieve low output ripple, a capacitor with low ESR, low ESL, and high capacitance value should be selected. If tantalum or electrolytic capacitors are used to achieve high capacitance values, always add a smaller ceramic capacitor in parallel to bypass the high-frequency components of the diode current. The higher ESR and ESL of electrolytic capacitors increase the output ripple and peak-to-peak transient voltage. Assuming the contribution from the ESR and capacitor discharge equals 50% (proportions may vary), calculate the output capacitance and ESR required for a specified ripple using the following equations:

$$C_{\text{OUT}} (\mu \text{F}) = \frac{I_{\text{OUT}}}{0.5 \times \Delta V_{\text{OUT}}} \left[t_{\text{S}} - \frac{I_{\text{PEAK}} \times L_{\text{OPTIMUM}}}{V_{\text{OUT}} - V_{\text{IN MIN}}} \right]$$
(7)

$$ESR (m\Omega) = \frac{0.5 \times \Delta V_{OUT}}{I_{OUT}}$$
 (8)

Table 1	. Recommended	Values	(V _{IN} :	2.7V	to	5.5V	/)
---------	---------------	--------	--------------------	------	----	------	----

V _{OUT} (V)	I _{OUT,MAX} (mA)	L (µH)	$R_{FB,TOP}$ (M Ω) (V_{OUT} to FB)	R _{FB,BOTTOM} (kΩ) (FB to GND)	Diode (Schottky Small Signal)	С _{оит} (µF 100V)	C _{IN} (µF)
30	2.5	3.3		27.4			
40	2.5	2.7		20.5	BAT46W	0.1	
50	2.5	2.0	1.0	16.2			10
60	2.0	1.5		13.3			
70	2.0	1.5		11.5			

SGM41283


REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


FEBRUARY 2019 - REV.A.1 to REV.A.2

EBROART 2010 - REV.A.T to REV.A.2	
Jpdated Electrical Characteristics	1
ANUARY 2019 – REV.A to REV.A.1	
Jpdated operating temperature range and Electrical Characteristics	_
Added APD Output Ripple Voltage curve	•
Changes from Original (DECEMBER 2018) to REV.A	
Changed from product preview to production dataA	II


PACKAGE OUTLINE DIMENSIONS TQFN-3×3-16L




TOP VIEW



BOTTOM VIEW






RECOMMENDED LAND PATTERN (Unit: mm)

Symbol		nsions meters	Dimer In In	nsions ches
	MIN	MAX	MIN	MAX
А	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A2	0.203	0.203 REF 0.008 REF		
D	2.900	3.100	0.114	0.122
D1	1.600	1.800	0.063	0.071
E	2.900	3.100	0.114	0.122
E1	1.600	1.800	0.063	0.071
k	0.200	MIN	0.008 MIN	
b	0.180	0.300	0.007	0.012
е	0.500 TYP		0.020 TYP	
L	0.300	0.500	0.012	0.020

TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-3×3-16L	13"	12.4	3.35	3.35	1.13	4.0	8.0	2.0	12.0	Q2

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
13″	386	280	370	5	