## **SNx4HC14 Hex Inverters with Schmitt-Trigger Inputs**

#### 1 Features

- · Buffered inputs
- Wide operating voltage range: 2 V to 6 V
- Wide operating temperature range: -40°C to +85°C
- Supports fanout up to 10 LSTTL loads
- Significant power reduction compared to LSTTL logic ICs

## 2 Applications

- · Synchronize invterted clock inputs
- Debounce a switch
- · Invert a digital signal


## 3 Description

This device contains six independent inverters with Schmitt-trigger inputs. Each gate performs the Boolean function  $Y = \overline{A}$  in positive logic.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TAIRT NOMBER	TACKAGE	BOD! GIZE (ITOIII)
SN74HC14DR	SOIC (14)	8.70 mm × 3.90 mm
SN74HC14DBR	SSOP (14)	6.40 mm × 5.30 mm
SN74HC14NR	PDIP (14)	19.30 mm × 6.40 mm
SN74HC14NSR	SO (14)	10.20 mm × 5.30 mm
SN74HC14PWR	TSSOP (14)	5.00 mm × 4.40 mm
SN54HC14JR	CDIP (14)	21.30 mm × 7.60 mm
SN54HC14WR	CFP (14)	9.20 mm × 6.29 mm
SN54HC14FKR	LCCC (20)	8.90 mm × 8.90 mm

 For all available packages, see the orderable addendum at the end of the data sheet.



**Functional pinout** 

1 Features......1

## **Table of Contents**

8.2 Functional Block Diagram.....9

	Applications	1	8.3 Feature Description	
	Description		8.4 Device Functional Modes	
4	Revision History	<mark>2</mark>	9 Application and Implementation	11
	Pin Configuration and Functions		9.1 Application Information	11
6	Specifications	4	9.2 Typical Application	
	6.1 Absolute Maximum Ratings	4	10 Power Supply Recommendations	
	6.2 ESD Ratings	4	11 Layout	13
	6.3 Recommended Operating Conditions	4	11.1 Layout Guidelines	13
	6.4 Thermal Information	4	11.2 Layout Example	13
	6.5 Electrical Characteristics - 74	5	12 Device and Documentation Support	14
	6.6 Electrical Characteristics - 54	5	12.1 Documentation Support	14
	6.7 Switching Characteristics - 74	6	12.2 Support Resources	14
	6.8 Switching Characteristics - 54	7	12.3 Trademarks	
	6.9 Operating Characteristics		12.4 Electrostatic Discharge Caution	14
	6.10 Typical Characteristics	7	12.5 Glossary	14
	Parameter Measurement Information		13 Mechanical, Packaging, and Orderable	
8	Detailed Description	<mark>9</mark>	Information	14
	Revision History	may differ t	rom nago numbaro in the current version	
	OTE: Page numbers for previous revisions hanges from Revision J (October 2016)	-		Page
	<u> </u>		• • • • • • • • • • • • • • • • • • • •	
•			cross-references throughout the document	
•				
•			formation table	
•	Increased D (86 to 133.6) DR (96 to 114	0) NC /76 1	- 100 C) and DW (110 to 151 7), decreased N	1 /00 4
	111c1casca D (60 to 155.6), DD (50 to 114.	.o), INO (10 I	o 122.6), and PW (113 to 151.7); decreased I	N (80 to
			o 122.6), and PW (113 to 151.7); decreased i	
_ C	60.7) °C/W		1/0 / 1 20/0	4 
	60.7) °C/Whanges from Revision I (February 2016)	to Revision	n J (October 2016)	4 Page
•	60.7) °C/Whanges from Revision I (February 2016)  Changed " Y = A" to "Y = $\overline{A}$ " throughout	to Revisio	n J (October 2016)	Page1
•	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = $\overline{A}$ " throughout  Added The SNx4HC14 to Description sec	to Revision	n J (October 2016)	Page1
•	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = A" throughout  Added The SNx4HC14 to Description second Deleted Device Comparison Table Section	to Revision	n J (October 2016)	Page1
•	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = A" throughout  Added The SNx4HC14 to Description second Deleted Device Comparison Table Section	to Revision	n J (October 2016)	Page1
•	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = A" throughout  Added The SNx4HC14 to Description second Deleted Device Comparison Table Section	to Revision	n J (October 2016)	Page111
•	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = A" throughout  Added The SNx4HC14 to Description section Deleted Device Comparison Table section Added Receiving Notification of Document	to Revision ction n ntation Upda	n J (October 2016)  ates section	Page111111
•	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = A" throughout  Added The SNx4HC14 to Description sector  Deleted Device Comparison Table section  Added Receiving Notification of Document  hanges from Revision H (September 201)  Changed part number from SN54HC08 to	to Revision  ction  n  ntation Upda  15) to Revision  SN54HC1	n J (October 2016)  ates section	Page1 Page1 Page1
•	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = A" throughout  Added The SNx4HC14 to Description sector  Deleted Device Comparison Table section  Added Receiving Notification of Document  hanges from Revision H (September 201)  Changed part number from SN54HC08 to	to Revision  ction  n  ntation Upda  15) to Revision  SN54HC1	n J (October 2016)  ates section	Page1 Page1 Page1
- <u>C</u>	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = A" throughout  Added The SNx4HC14 to Description sector Deleted Device Comparison Table section Added Receiving Notification of Document Changes from Revision H (September 2010)  Changed part number from SN54HC08 to Changed part number from SN54HC08 to Changes from Revision G (January 2014)	to Revision ction ntation Upda 15) to Revision SN54HC1 c SN54HC1	n J (October 2016)  Interview of the section	Page114141417
- <u>C</u>	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = A" throughout  Added The SNx4HC14 to Description sector Deleted Device Comparison Table section Added Receiving Notification of Document Changes from Revision H (September 2010)  Changed part number from SN54HC08 to Changed part number from SN54HC08 to Changes from Revision G (January 2014)	to Revision ction ntation Upda 15) to Revision SN54HC1 c SN54HC1	n J (October 2016)  Attes section	Page114141417
- · · · <u>C</u> · · <u>C</u>	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = A" throughout  Added The SNx4HC14 to Description sector Deleted Device Comparison Table section Added Receiving Notification of Document Changes from Revision H (September 201 Changed part number from SN54HC08 to Changed part number from SN54HC08 to Changes from Revision G (January 2014)  Added Applications	to Revision  ction  ntation Upda  15) to Revision  SN54HC1  to Revision	n J (October 2016)  Interview of the section	Page
- · · · - <u>C</u> · · - <u>C</u> · · - <u>C</u> · · · · · · · · · · · · · · · · · · ·	hanges from Revision I (February 2016)  Changed " Y = A" to "Y = A" throughout  Added The SNx4HC14 to Description sector Deleted Device Comparison Table section Added Receiving Notification of Document Changes from Revision H (September 201)  Changed part number from SN54HC08 to Changed part number from SN54HC08 to Changes from Revision G (January 2014)  Added Applications	to Revision  ction  ntation Upda  15) to Revision  SN54HC1  SN54HC1  to Revision	n J (October 2016)  Intersection  Intersecti	Page
	hanges from Revision I (February 2016) Changed " Y = A" to "Y = A" throughout Added The SNx4HC14 to Description section Deleted Device Comparison Table section Added Receiving Notification of Documer  hanges from Revision H (September 201 Changed part number from SN54HC08 to Added Applications Added Applications Added Military Disclaimer to Features list. Added Pin Configuration and Functions sections	to Revision ction ntation Upda SN54HC1 SN54HC1 to Revision	n J (October 2016)  Attes section  Sion I (February 2016)  I in Switching Characteristics table  In H (September 2015)  Ratings table, Feature Description section, D	Page
	hanges from Revision I (February 2016) Changed " Y = A" to "Y = A" throughout Added The SNx4HC14 to Description section Added Receiving Notification of Document  hanges from Revision H (September 2016 Changed part number from SN54HC08 to Changes from Revision G (January 2014) Added Applications Added Military Disclaimer to Features list. Added Pin Configuration and Functions so Functional Modes, Application and Implementations.	to Revision  ction  ntation Upda  SN54HC1  SN54HC1  to Revision  ection, ESE  mentation s	n J (October 2016)  Intersection	Page
	hanges from Revision I (February 2016) Changed " Y = A" to "Y = A" throughout Added The SNx4HC14 to Description section Added Receiving Notification of Document  hanges from Revision H (September 2016 Changed part number from SN54HC08 to Changes from Revision G (January 2014) Added Applications Added Military Disclaimer to Features list. Added Pin Configuration and Functions so Functional Modes, Application and Implementation, Device and Documentation Supp	to Revision ction  ntation Upda SN54HC1 SN54HC1 to Revision ection, ESE mentation soort section,	n J (October 2016)  Interview section	Page
	hanges from Revision I (February 2016) Changed " Y = A" to "Y = A" throughout Added The SNx4HC14 to Description section Added Receiving Notification of Document  hanges from Revision H (September 2016 Changed part number from SN54HC08 to Changes from Revision G (January 2014) Added Applications Added Military Disclaimer to Features list. Added Pin Configuration and Functions so Functional Modes, Application and Implementation, Device and Documentation Supp	to Revision ction  ntation Upda SN54HC1 SN54HC1 to Revision ection, ESE mentation soort section,	n J (October 2016)  Intersection	Page
	hanges from Revision I (February 2016) Changed " Y = A" to "Y = A" throughout Added The SNx4HC14 to Description section Added Receiving Notification of Document hanges from Revision H (September 201 Changed part number from SN54HC08 to Changed part number from SN54HC08 to Changed part number from SN54HC08 to Added Applications Added Military Disclaimer to Features list. Added Pin Configuration and Functions section, Device and Documentation Supplesection	to Revision ction ntation Upda SN54HC1 SN54HC1 to Revision ection, ESE mentation s cort section,	ates section	Page
	hanges from Revision I (February 2016) Changed " Y = A" to "Y = A" throughout Added The SNx4HC14 to Description section Added Receiving Notification of Document Added Receiving Notification of Document Changes from Revision H (September 2016 Changed part number from SN54HC08 to Changed part number from SN54HC08 to Changed part number from SN54HC08 to Changes from Revision G (January 2014) Added Applications Added Military Disclaimer to Features list. Added Pin Configuration and Functions so Functional Modes, Application and Implementation, Device and Documentation Supplementation hanges from Revision F (December 2010)	to Revision ction ntation Upda 15) to Revision SN54HC1 to Revision ection, ESE mentation so out section,	ates section	Page

## **5 Pin Configuration and Functions**




Figure 5-1. D, DB, N, NS, PW, J, or W Package 14-Pin SOIC, SSOP, PDIP, SO, TSSOP, CDIP, or CFP Top View




Figure 5-2. FK Package 20-Pin LCCC Top View

#### **Pin Functions**

	PIN									
NAME	D, DB, N, NS, PW, J, or W	FK	I/O	DESCRIPTION						
1A	1	2	Input	Channel 1, Input A						
1Y	2	3	Output	Channel 1, Output Y						
2A	3	4	Input	Channel 2, Input A						
2Y	4	6	Output	Channel 2, Output Y						
3A	5	8	Input	Channel 3, Input A						
3Y	6	9	Output	Channel 3, Output Y						
GND	7	10	_	Ground						
4Y	8	12	Output	Channel 4, Output Y						
4A	9	13	Input	Channel 4, Input A						
5Y	10	14	Output	Channel 5, Output Y						
5A	11	16	Input	Channel 5, Input A						
6Y	12	18	Output	Channel 6, Output Y						
6A	13	19	Input	Channel 6, Input A						
V <sub>CC</sub>	14	20	_	Positive Supply						
NC		1, 5, 7, 11, 15, 17	_	Not internally connected						

#### **6 Specifications**

#### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	V <sub>O</sub> < 0		±20	mA
Io	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
TJ	Junction temperature <sup>(3)</sup>			150	°C
T <sub>stg</sub>	Storage temperature		-60	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Guaranteed by design.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Clastroctatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	·	2	5	6	V
VI	Input voltage		0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	V
т	Operating free-air temperature	SN54HC04	-55		125	°C
¹ A	Operating nee-all temperature	SN74HC04	-40	-	85	C

#### 6.4 Thermal Information

		SN74HC14							
	THERMAL METRIC(1)	D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT		
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	133.6	114.8	60.7	122.6	151.7	°C/W		
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance	89	64.5	47.8	81.8	79.4	°C/W		
R <sub>θJB</sub>	Junction-to-board thermal resistance	89.5	65.1	40.6	83.8	94.7	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	45.5	23.7	26.9	45.4	25.2	°C/W		
$\Psi_{JB}$	Junction-to-board characterization parameter	89.1	64.4	40.3	83.4	94.1	°C/W		

			SN74HC14							
	THERMAL METRIC(1)	D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT			
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS				
R <sub>θ</sub> Junction-to-case (bottom) thermal resistance		N/A	N/A	N/A	N/A	N/A	°C/W			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

#### 6.5 Electrical Characteristics - 74

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

					C	perating	free-air	temperat	ure (T <sub>A</sub> )		
ı	PARAMETER	TES	CONDITIONS	V <sub>cc</sub>		25°C		-40°	C to 85°0	2	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
	Positive			2 V	0.7	1.2	1.5	0.7		1.5	
$V_{T+}$	switching			4.5 V	1.55	2.5	3.13	1.55		3.13	V
	threshold			6 V	2.1	3.3	4.2	2.1		4.2	
	Negative			2 V	0.3	0.6	1	0.3		1	
$V_{T-}$	switching			4.5 V	0.9	1.6	2.45	0.9		2.45	V
	threshold			6 V	1.2	2	3.2	1.2		3.2	
				2 V	0.2	0.6	1.2	0.2		1.2	
$\Delta V_T$	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )			4.5 V	0.4	0.9	2.1	0.4		2.1	V
	1-7			6 V	0.5	1.3	2.5	0.5		2.5	
				2 V	1.9	1.998		1.9			
			$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4			
$V_{OH}$	High-level output voltage	$V_I = V_{IH}$ or $V_{II}$		6 V	5.9	5.999		5.9			V
	Janpar remage	5. T <sub>IL</sub>	I <sub>OH</sub> = -4 mA	4.5 V	3.98	4.3		3.84			
			$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.34			
				2 V		0.002	0.1			0.1	
			I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1			0.1	
$V_{OL}$	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		6 V		0.001	0.1			0.1	V
	remage	5. T <sub>IL</sub>	I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26			0.33	
			I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26			0.33	
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> o	or 0	6 V			±0.1			±1	μΑ
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or 0	I <sub>O</sub> = 0	6 V			2			20	μA
Ci	Input capacitance			5 V		3	10			10	pF

#### 6.6 Electrical Characteristics - 54

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

		,				Opera	ting free	-air temperatu	re (T <sub>A</sub> )	,	
	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> 25°C		-40°	°C to 85°C	-55°	-55°C to 125°C			
				MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP MAX	
	V <sub>T+</sub> Positive switching threshold		2 V	0.7	1.2	1.5	0.7	1.5	0.7	1.5	
V <sub>T+</sub>			4.5 V	1.55	2.5	3.13	1.55	3.13	1.55	3.13	v
			6 V	2.1	3.3	4.2	2.1	4.2	2.1	4.2	

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

	Operating free-air temperature (T <sub>A</sub> )													
ı	PARAMETER	TEST CO	NDITIONS	Vcc		25°C		-40°	°C to 85°C		-55°(	C to 125	°C	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	Negative			2 V	0.3	0.6	1	0.3		1	0.3		1	
V <sub>T-</sub>	switching			4.5 V	0.9	1.6	2.45	0.9		2.45	0.9		2.45	V
	threshold			6 V	1.2	2	3.2	1.2		3.2	1.2		3.2	
				2 V	0.2	0.6	1.2	0.2		1.2	0.2		1.2	
$\Delta V_T$	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )			4.5 V	0.4	0.9	2.1	0.4		2.1	0.4		2.1	V
	V 1-/			6 V	0.5	1.3	2.5	0.5		2.5	0.5		2.5	
				2 V	1.9	1.998		1.9			1.9			
			I <sub>OH</sub> = -20 μΑ	4.5 V	4.4	4.499		4.4			4.4			
	High-level	V <sub>I</sub> = V <sub>IH</sub> or	μ, ,	6 V	5.9	5.999		5.9			5.9			
V <sub>OH</sub>	High-level $V_{I} = V_{IH}$ output voltage $V_{IL}$		I <sub>OH</sub> = -4 mA	4.5 V	3.98	4.3		3.84			3.7			V
			I <sub>OH</sub> = -5.2 mA	6 V	5.48	5.8		5.34			5.2			
				2 V		0.002	0.1			0.1			0.1	
			I <sub>OL</sub> = 20 μΑ	4.5 V		0.001	0.1			0.1			0.1	
V <sub>OL</sub>	Low-level output	$V_I = V_{IH}$ or	μ, τ	6 V		0.001	0.1			0.1			0.1	V
- OL	voltage	V <sub>IL</sub>	I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26			0.33			0.33	·
			I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26			0.33			0.33	
I	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or		6 V			±0.1			±1			±1	μΑ
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or 0	I <sub>O</sub> = 0	6 V			2			20			40	μΑ
Ci	Input capacitance		1	2 V to 6 V		3	10			10			10	pF

## 6.7 Switching Characteristics - 74

over operating free-air temperature range (unless otherwise noted)

•					Operating free-air temperature (T <sub>A</sub> )							
	PARAMETER	FROM	FROM TO V <sub>CC</sub> 2			25°C		-40°	C to 85°	C	UNIT	
					MIN	TYP	MAX	MIN	TYP	MAX		
				2 V		55	125			155		
t <sub>pd</sub>	Propagation delay	Α	Υ	4.5 V		12	25			31	ns	
				6 V		11	21			26		
				2 V		38	75			95		
t <sub>t</sub>	Transition-time		Υ	Υ	4.5 V		8	15			19	ns
				6 V		6	13			16		

#### 6.8 Switching Characteristics - 54

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

	1		то			Operating free-air temperature (T <sub>A</sub> )								
PARAMETER		FROM		то	V <sub>cc</sub>		25°C		–40°	C to 8	5°C	-55°(	C to 12	5°C
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	Propagation delay			2 V		55	125			155			190	
t <sub>pd</sub>		Α	Y	4.5 V		12	25			31			38	ns
				6 V		11	21			26			22	
	Transition-time			2 V		38	75			95			110	
t <sub>t</sub>			Y	4.5 V		8	15			19			22	ns
				6 V		6	13			16			19	

#### **6.9 Operating Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
C <sub>pd</sub>	Power dissipation capacitance per gate	No load	2 V to 6 V		20		pF

## **6.10 Typical Characteristics**

 $T_A = 25^{\circ}C$ 




Figure 6-1. Typical output voltage in the high state  $(V_{OH})$ 





Figure 6-2. Typical output voltage in the low state  $(V_{OL})$ 

#### 7 Parameter Measurement Information

- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>t</sub> < 6 ns.</li>
- · The outputs are measured one at a time, with one input transition per measurement.




#### 8 Detailed Description

#### 8.1 Overview

This device contains six independent inverters with Schmitt-trigger inputs. Each gate performs the Boolean function  $Y = \overline{A}$  in positive logic.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

The SN74HC14 can drive a load with a total capacitance less than or equal to the maximum load listed in the *Switching Characteristics - 74* connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the *Absolute Maximum Ratings*.

#### 8.3.2 CMOS Schmitt-Trigger Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the *Electrical Characteristics - 74*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics - 74*, using ohm's law  $(R = V \div I)$ .

The Schmitt-trigger input architecture provides hysteresis as defined by  $\Delta V_T$  in the *Electrical Cahracteristics* - 74, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much slower than standard CMOS inputs, it is still recommended to properly terminate unused inputs. Driving the inputs slowly will also increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, please see Understanding Schmitt Triggers.

#### 8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 8-1.

#### **CAUTION**

Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

#### **8.4 Device Functional Modes**

**Table 8-1. Function Table** 

INPUT	OUTPUT
Α	Υ
L	Н
Н	L

#### 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

This device can be used to add an additional stage to a counter with an external flip-flop. Because counters use a negative edge trigger, the flip-flop's clock input must be inverted to provide this function. This function only requires one of the six available inverters in the device, so the remaining channels can be used for other applications needing an inverted signal or improved signal integrity. Unused inputs must be terminated at  $V_{CC}$  or GND. Unused outputs can be left floating.

#### 9.2 Typical Application




Figure 9-1. Typical application schematic

#### 9.2.1 Design Requirements

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics - 74*.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HC14 plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics* - 74. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and  $C_{\text{pd}}$  Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

#### CAUTION

The maximum junction temperature,  $T_J(max)$  listed in the *Absolute Maximum Ratings*, is an *additional limitation* to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.1.2 Input Considerations

Input signals must cross  $V_{t-}(min)$  to be considered a logic LOW, and  $V_{t+}(max)$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HC14, as specified in the *Electrical Characteristics - 74*, and the desired input transition rate. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74HC14 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the  $\Delta V_T$ (min) in the *Electrical Characteristics - 74*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than V<sub>CC</sub> or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* for additional information regarding the inputs for this device.

#### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics - 74*. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics 74*.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to Feature Description for additional information regarding the outputs for this device.

#### 9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout*.
- Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal
  performance. This can be accomplished by providing short, appropriately sized traces from the SN74HC14
  to the receiving device.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_O(max)) \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

#### 9.2.3 Application Curves




Figure 9-2. Typical application timing diagram

#### 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in *Figure 11-1*.

#### 11 Layout

#### 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 11.2 Layout Example




Figure 11-1. Example layout for the SN74HC14

#### 12 Device and Documentation Support

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation see the following:

- HCMOS Design Considerations
- CMOS Power Consumption and CPD Calculation
- · Designing with Logic

#### 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## **PACKAGE OPTION ADDENDUM**

14-Aug-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8409101VCA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8409101VC A SNV54HC14J	Samples
5962-8409101VDA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8409101VD A SNV54HC14W	Samples
84091012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84091012A SNJ54HC 14FK	Samples
8409101CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409101CA SNJ54HC14J	Samples
8409101DA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409101DA SNJ54HC14W	Samples
JM38510/65702BCA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65702BCA	Samples
JM38510/65702BDA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65702BDA	Samples
M38510/65702BCA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65702BCA	Samples
M38510/65702BDA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65702BDA	Samples
SN54HC14J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC14J	Samples
SN74HC14D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14DE4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14DG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14DRG3	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	HC14	Samples

### **PACKAGE OPTION ADDENDUM**

14-Aug-2021

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HC14DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14DT	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14DTG4	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU   SN	N / A for Pkg Type	-40 to 85	SN74HC14N	Samples
SN74HC14NE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC14N	Samples
SN74HC14NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14NSRE4	ACTIVE	so	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14PWE4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14PWG4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14PWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SN74HC14PWTG4	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC14	Samples
SNJ54HC14FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84091012A SNJ54HC 14FK	Samples
SNJ54HC14J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409101CA SNJ54HC14J	Samples
SNJ54HC14W	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409101DA SNJ54HC14W	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

14-Aug-2021

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC14, SN54HC14-SP, SN74HC14:

Catalog: SN74HC14, SN54HC14

Automotive: SN74HC14-Q1, SN74HC14-Q1

Military: SN54HC14

Space: SN54HC14-SP

NOTE: Qualified Version Definitions:

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO


	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC14DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HC14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC14DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
SN74HC14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC14DR	SOIC	D	14	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HC14DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
SN74HC14DRG3	SOIC	D	14	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HC14DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC14DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC14DT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC14NSR	SO	NS	14	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
SN74HC14PWR	TSSOP	PW	14	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74HC14PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC14PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC14PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC14PWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC14DBR	SSOP	DB	14	2000	853.0	449.0	35.0
SN74HC14DR	SOIC	D	14	2500	340.5	336.1	32.0
SN74HC14DR	SOIC	D	14	2500	364.0	364.0	27.0
SN74HC14DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74HC14DR	SOIC	D	14	2500	366.0	364.0	50.0
SN74HC14DRG3	SOIC	D	14	2500	364.0	364.0	27.0
SN74HC14DRG3	SOIC	D	14	2500	366.0	364.0	50.0
SN74HC14DRG4	SOIC	D	14	2500	340.5	336.1	32.0
SN74HC14DRG4	SOIC	D	14	2500	853.0	449.0	35.0
SN74HC14DT	SOIC	D	14	250	210.0	185.0	35.0
SN74HC14NSR	SO	NS	14	2000	367.0	367.0	38.0
SN74HC14PWR	TSSOP	PW	14	2000	366.0	364.0	50.0
SN74HC14PWR	TSSOP	PW	14	2000	853.0	449.0	35.0
SN74HC14PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74HC14PWRG4	TSSOP	PW	14	2000	853.0	449.0	35.0
SN74HC14PWT	TSSOP	PW	14	250	853.0	449.0	35.0

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004

#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN


#### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

# W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




CERAMIC DUAL IN LINE PACKAGE




- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.

CERAMIC DUAL IN LINE PACKAGE



## D (R-PDS0-G14)


#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

# D (R-PDSO-G14)


## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)


## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153

# PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150