1 Features

- Specified Break-Before-Make Switching
- Low ON-State Resistance (1 Ω)
- Control Inputs are 5-V Tolerant
- Low Charge Injection
- Excellent ON-Resistance Matching
- Low Total Harmonic Distortion
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Mobile Phones
- Consumer and Computing
- Portable Instrumentation

3 Description

The TS5A3159 device is a single-pole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance and an excellent ON-state resistance matching, with the break-before-make feature to prevent signal distortion during the transferring of a signal from one channel to another. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
T05 42450	SOT-23 (6)	2.90 mm × 1.60 mm
TS5A3159	SC70 (6)	2.00 mm × 1.25 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.




Table of Contents

1	Feat	ures 1
2	App	lications1
3	Desc	cription1
4	Revi	sion History 2
5	Pin (Configuration and Functions 3
6		cifications 3
	6.1	Absolute Maximum Ratings 3
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics for 5-V Supply 4
	6.6	Electrical Characteristics for 3.3-V Supply5
	6.7	Electrical Characteristics for 2.5-V Supply 6
	6.8	Electrical Characteristics for 1.8-V Supply
	6.9	Switching Characteristics for 5-V Supply9
	6.10	Switching Characteristics for 3.3-V Supply
	6.11	Switching Characteristics for 2.5-V Supply9
	6.12	Switching Characteristics for 1.8-V Supply9
	6.13	Typical Characteristics 10
7	Para	meter Measurement Information 12

8	Deta	iled Description	16
	8.1	Overview	16
	8.2	Functional Block Diagram	16
	8.3	Feature Description	16
	8.4	Device Functional Modes	16
9	App	lication and Implementation	17
	9.1	Application Information	
	9.2	Typical Application	
10		er Supply Recommendations	
11	Lay	out	18
	11.1		
	11.2	Layout Example	18
12	Dev	ice and Documentation Support	19
	12.1		
	12.2	Documentation Support	20
	12.3	Community Resources	20
	12.4	Trademarks	20
	12.5	Electrostatic Discharge Caution	20
	12.6	Glossary	20
13	Мес	hanical, Packaging, and Orderable	
		mation	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision C (March 2015) to Revision D	Page
•	Changed NO Pin description	3
•	Deleted Added Junction temperature to the Absolute Maximum Ratings table	3


Changes from Revision B (September 2004) to Revision C

•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,	
	Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section.	. 1

Changes from Revision A (September 2004) to Revision B	Page
Removed Ordering Information table.	
Changes from Original (August 2004) to Revision A	Page
Corrected Figure 11 graphic	12

Page

5 Pin Configuration and Functions



Pin Functions

	PIN	I/O	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	NO	I/O	Normally open switch port	
2	GND	_	Ground	
3	NC	I/O	rmally closed switch port	
4	СОМ	I/O	Common switch port	
5	V+	—	Power supply	
6	IN	I	Switch select. High = COM connected to NO; Low = COM connected to NC.	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V ₊	Supply voltage ⁽²⁾		-0.5	6.5	V
V _{NO} V _{COM}	Analog voltage ⁽²⁾⁽³⁾⁽⁴⁾		-0.5	V ₊ + 0.5	V
I _{I/OK}	Analog port diode current	V_{NO} , $V_{COM} < 0$ or V_{NO} , $V_{COM} > V_{+}$		±50	mA
I _{NO} I _{COM}	ON-state switch current	V_{NO} , $V_{COM} = 0$ to V_{+}		±200	mA
	ON-state peak switch current ⁽⁵⁾			±400	mA
V _{IN}	Digital input voltage ⁽²⁾⁽³⁾		-0.5	6.5	V
I _{IK}	Digital input clamp current	V _{IN} < 0		-50	mA
	Continuous current through V ₊ or G	ND		±100	mA
Tj	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4) This value is limited to 5.5 V maximum.

(5) Pulse at 1-ms duration < 10% duty cycle.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $C101^{(2)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Switch input/output voltage	0	V+	V
V+	Supply voltage	1.65	5.5	V
VI	Control input voltage	0	5.5	V
T _A	Operating temperature	-40	85	°C

6.4 Thermal Information

	TS5A3	159	
THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DEV (SOT-23) DCK (SC-70)	
	6 PINS	6 PINS	
R _{0JA} Junction-to-ambient thermal resistance	165	165	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics for 5-V Supply

 $V_{\scriptscriptstyle +}$ = 4.5 V to 5.5 V and $T_{\scriptscriptstyle A}$ = –40°C to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITIO	NS	TA	V.	MIN 1	(1) (1)	MAX	UNIT
Analog Sw	Analog Switch								
V _{COM} , V _{NO} , V _{NC}	Analog signal range					0		V+	V
r _{peak}	Peak ON-state resistance	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, see Figure 10	25°C Full	4.5 V		1	1.5 1.5	Ω
r _{on}	ON-state resistance	V_{NO} or $V_{NC} = 2.5 V$, $I_{COM} = -30 \text{ mA}$,	Switch ON, see Figure 10	25°C Full	4.5 V		0.75	1.1	Ω
∆r _{on}	ON-state resistance match between channels	V_{NO} or V_{NC} = 2.5 V, I_{COM} = -30 mA,	Switch ON, see Figure 10	25°C	4.5 V		0.1		Ω
	ON-state resistance $I_{COM} = -30$ mA Switch ON, flatness V/us or V/us = 1 V/ 15 V/ 25 V/ see Figure 10		Switch ON. 25°C	45.14		0.233			
r _{on(flat)}		25°C	4.5 V		0.15		Ω		
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO Off leakage current	V_{NC} or V_{NO} = 4.5 V, V_{COM} = 0 V,	Switch OFF, see Figure 11	25°C Full	5.5 V	-2 -20	0.2	2 20	nA
I _{NC(ON)} , I _{NO(ON)}	NC, NO On leakage current	V_{NC} or V_{NO} = 4.5 V, V_{COM} = Open,	Switch ON, see Figure 12	25°C Full	5.5 V	-4 -40	2.8	4 40	nA
I _{COM(ON)}	COM On leakage current	V_{NC} or V_{NO} = 4.5 V or Open, V_{COM} = 4.5 V,	Switch ON, see Figure 12	25°C Full	5.5 V	-4 -40	0.47	4	nA
Digital Inpu	it (IN)		<u> </u>	1 un		10		10	
V _{IH}	Input logic high			Full		2.4		5.5	V
VIL	Input logic low			Full		0		0.8	V
I _{IH} , I _{IL}	Input leakage current	V _{IN} = 5.5 V or 0		Full	5.5 V	-1		1	μΑ

Electrical Characteristics for 5-V Supply (continued)

F	PARAMETER	TEST CONDI	TIONS	TA	V.	MIN TYP ⁽¹⁾	MAX	UNIT
Dynamic								
	— <i>i</i>	$V_{COM} = V_{+}$	C _L = 35 pF,	25°C	4.5 V	20	35	
t _{ON}	Turnon time	$R_L = 50 \Omega,$	see Figure 14	Full	to 5.5 V		40	ns
		$V_{COM} = V_{+}$	C _L = 35 pF,	25°C	4.5 V	15	20	
t _{OFF}	Turnoff time	$R_L = 50 \Omega,$	see Figure 14	Full	to 5.5 V		35	ns
	Break-before-make	$V_{NC} = V_{NO} = V_{+} / 2,$	$C_{l} = 35 pF$,	25°C	4.5 V	1 12	14.5	
t _{BBM}	time	$R_{\rm L} = 50 \ \Omega,$	see Figure 15	Full	to 5.5 V	1		ns
Q _C	Charge injection	$C_L = 1 \text{ nF},$ $V_{GEN} = 0 \text{ V},$	See Figure 19	25°C	5 V	36		рС
C _{NC(OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND,	Switch OFF, see Figure 13	25°C	5 V	23		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND,	Switch ON, see Figure 13	25°C	5 V	84		pF
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_+ \text{ or GND},$	Switch ON, see Figure 13	25°C	5 V	84		pF
C _{IN}	Digital input capacitance	$V_{IN} = V_+ \text{ or GND},$	See Figure 13	25°C	5 V	2.1		pF
BW	Bandwidth	$R_L = 50 \Omega$,	Switch ON, see Figure 16	25°C	5 V	100		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega,$ f = 1 MHz,	Switch OFF, see Figure 17	25°C	5 V	-65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega,$ f = 1 MHz,	Switch ON, see Figure 18	25°C	5 V	-65		dB
THD	Total harmonic distortion	$ \begin{array}{l} R_{L} = 600 \ \Omega, \\ C_{L} = 50 \ pF, \end{array} $	f = 600 Hz to 20 kHz, see Figure 20	25°C	5 V	0.01%		
Supply								
l+	Positive supply current	$V_{IN} = V_+ \text{ or GND},$	Switch ON or OFF	Full	5.5 V		0.1	μA

V_{+} = 4.5 V to 5.5 V and T_{A} = -40°C to 85°C (unless otherwise noted)

6.6 Electrical Characteristics for 3.3-V Supply

 $V_{+} = 3 \text{ V}$ to 3.6 V and $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

F	ARAMETER	TEST CON	DITIONS	T _A	٧,	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog Swi	tch								
V _{COM} , V _{NO} , V _{NC}	Analog signal range					0		V+	V
*	Peak ON-state	$0 \le V_{NO}$ or $V_{NC} \le V_+$,	Switch ON,	25°C	3 V		1.35	2.1	Ω
r _{peak}	resistance	$I_{COM} = -24 \text{ mA},$	see Figure 10	Full	3 V			2.1	Ω
_		V_{NO} or $V_{NC} = 2 V$,	Switch ON,	25°C	2.1/		1.15	1.5	0
r _{on}	ON-state resistance	$I_{COM} = -24 \text{ mA},$	see Figure 10	Full	3 V			1.5	Ω
Δr _{on}	ON-state resistance match between channels	V_{NO} or $V_{NC} = 2 V$, 0.8 V, $I_{COM} = -24 \text{ mA}$,	Switch ON, see Figure 10	25°C	3 V		0.11		Ω
	ON state registeres	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -24 \text{ mA},$	Switch ON	25°C			0.225		
r _{on(flat)}	ON-state resistance flatness	V_{NO} or $V_{NC} = 2 V$, 0.8 V, $I_{COM} = -24 \text{ mA}$,	Switch ON, see Figure 10	25°C	3 V		0.25		Ω

Electrical Characteristics for 3.3-V Supply (continued)

F	PARAMETER	TEST CO	NDITIONS	T _A	V.	MIN	TYP ⁽¹⁾	MAX	UNIT
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO Off leakage current		Switch OFF, see Figure 11	25°C	3.6 V		0.2		nA
I _{NC(ON)} , I _{NO(ON)}	NC, NO On leakage current	V_{NC} or V_{NO} = 3 V, V_{COM} = Open,	Switch ON, see Figure 12	25°C	3.6 V		2.8		nA
I _{COM(ON)}	COM On leakage current		Switch ON, see Figure 12	25°C	3.6 V		0.47		nA
Digital Inpu	uts (IN)								
V _{IH}	Input logic high			Full		2		5.5	V
V _{IL}	Input logic low			Full		0		0.6	V
I _{IH} , I _{IL}	Input leakage current	$V_{IN} = 5.5 \text{ V or } 0$		Full	3.6 V	-1		1	μA
Dynamic									
	T	$V_{COM} = V_+,$	C _L = 35 pF,	25°C	3 V		30	40	
t _{ON}	Turnon time	$R_L = 50 \Omega,$	see Figure 14	Full	to 3.6 V			55	ns
		$\lambda = \lambda$	C = 25 pE	25°C	3 V		20	25	
t _{OFF}	Turnoff time		C _L = 35 pF, see Figure 14	Full	to 3.6 V			40	ns
	Break-before-make	$V_{\rm NC} = V_{\rm NO} = V_{+} / 2,$	C _L = 35 pF,	25°C	3 V	1	21	29	
t _{BBM}	time	$R_{L} = 50 \Omega,$	see Figure 15	Full	to 3.6 V	1			ns
Q _C	Charge injection	$C_L = 1 \text{ nF},$ $V_{GEN} = 0 \text{ V},$	see Figure 19	25°C	3.3 V		20		рС
$C_{NC(OFF)}, C_{NO(OFF)}$	NC, NO OFF capacitance	V_{NC} or $V_{NO} = V+$ or GND,	Switch OFF, see Figure 13	25°C	3.3 V		23		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND,	Switch ON, see Figure 13	25°C	3.3 V		84		pF
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_+ \text{ or GND},$	Switch ON, see Figure 13	25°C	3.3 V		84		pF
C _{IN}	Digital input capacitance	$V_{IN} = V_+ \text{ or GND},$	See Figure 13	25°C	3.3 V		2.1		pF
BW	Bandwidth	R _L = 50 Ω,	Switch ON, see Figure 16	25°C	3.3 V		100		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega,$ f = 1 MHz,	Switch OFF, see Figure 17	25°C	3.3 V		-65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega,$ f = 1 MHz,	Switch ON, see Figure 18	25°C	3.3 V		-65		dB
THD	Total harmonic distortion	$ \begin{aligned} R_{L} &= 600 \ \Omega, \\ C_{L} &= 50 \ pF, \end{aligned} $	f = 600 Hz to 20 kHz, see Figure 20	25°C	3.3 V		0.015%		
Supply		1						,	
I+	Positive supply current	$V_{IN} = V_+ \text{ or GND},$	Switch ON or OFF	Full	3.6 V			0.1	μΑ

 V_{+} = 3 V to 3.6 V and T_{A} = –40°C to 85°C (unless otherwise noted)

6.7 Electrical Characteristics for 2.5-V Supply

 V_{\star} = 2.3 V to 2.7 V and T_{A} = –40°C to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T _A	٧.	MIN	TYP ⁽¹⁾ MAX	UNIT
Analog Switch							
$\begin{array}{lll} V_{COM}, & & \mbox{Analog sign} \\ V_{NO}, V_{NC} & & \mbox{range} \end{array}$	al				0	V ₊	V

Electrical Characteristics for 2.5-V Supply (continued)

P	ARAMETER	TEST CON	DITIONS	TA	V.	MIN TYP ⁽¹⁾	MAX	UNIT
	Peak ON-state	$0 \le V_{NO}$ or $V_{NC} \le V_+$,	Switch ON,	25°C	0.5.1	1.7	2.7	
r _{peak}	resistance	$I_{COM} = -8 \text{ mA},$	see Figure 10	Full	2.5 V		2.7	Ω
*	ON-state	V_{NO} or V_{NC} = 1.8 V,	Switch ON,	25°C	2.5 V	1.45	2	Ω
r _{on}	resistance	$I_{COM} = -8 \text{ mA},$	see Figure 10	Full	2.5 V		2	Ω
Δr _{on}	ON-state resistance match between channels	$V_{NO} \text{ or } V_{NC}$ = 0.8 V, 1.8 V, I_{COM} = –8 mA,	Switch ON, see Figure 10	25°C	2.5 V	0.7		Ω
r _{on(flat)}	ON-state resistance	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON,	25°C	2.5 V -	0.5		Ω
Un(nat)	flatness	V_{NO} or V_{NC} = 0.8 V, 1.8 V I _{COM} = -8 mA,	see Figure 10	25°C		0.45		
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO Off leakage current	V_{NC} or V_{NO} = 2.3 V, V_{COM} = 0,	Switch OFF, see Figure 11	25°C	2.7 V	0.2		nA
I _{NC(ON)} , I _{NO(ON)}	NC, NO On leakage current	V_{NC} or V_{NO} = 2.3 V, V_{COM} = Open,	Switch ON, see Figure 12	25°C	2.7 V	2.8		nA
I _{COM(ON)}	COM On leakage current	V_{NC} or $V_{NO} = 2.3$ V or Open, $V_{COM} = 2.3$ V,	Switch ON, see Figure 12	25°C	2.7 V	0.47		nA
Digital Inpu	t (IN)				1 1			
V _{IH}	Input logic high			Full		1.8	5.5	V
V _{IL}	Input logic low			Full		0	0.6	V
I _{IH} , I _{IL}	Input leakage current	$V_{IN} = 5.5 V \text{ or } 0$		Full	2.7 V	-1	1	μA
Dynamic								
	Turner time		C _L = 35 pF,	25°C	2.3 V	40	55	
t _{ON}	Turnon time	$V_{COM} = V_+, R_L = 50 \ \Omega,$	see Figure 14	Full	to 2.7 V		70	ns
			C _L = 35 pF,	25°C	2.3 V	30	40	
t _{OFF}	Turnoff time	$V_{COM} = V_+, R_L = 50 \ \Omega,$	see Figure 14	Full	to 2.7 V		55	ns
	Break-before-make	$V_{NC} = V_{NO} = V_{+} / 2,$	$C_1 = 35 pF_1$	25°C	2.3 V	1 33	39	
t _{BBM}	time	$R_{\rm L} = 50 \ \Omega,$	see Figure 15	Full	to 2.7 V	1		ns
Q _C	Charge injection	$C_L = 1 \text{ nF}, V_{GEN} = 0 \text{ V},$	See Figure 19	25°C	2.5 V	13		рС
C _{NC(OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND,	Switch OFF, see Figure 13	25°C	2.5 V	23		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND,	Switch ON, see Figure 13	25°C	2.5 V	84		pF
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_{+} \text{ or GND},$	Switch ON, see Figure 13	25°C	2.5 V	84		pF
C _{IN}	Digital input capacitance	V _{IN} = V+ or GND,	See Figure 13	25°C	2.5 V	2.1		pF
BW	Bandwidth	R _L = 50 Ω,	Switch ON, see Figure 16	25°C	2.5 V	100		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega,$ f = 1 MHz,	Switch OFF, see Figure 17	25°C	2.5 V	-64		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega,$ f = 1 MHz,	Switch ON, see Figure 18	25°C	2.5 V	-64		dB
THD	Total harmonic distortion	R _L = 600 Ω, f = 600 Hz to 20 kHz,	C _L = 50 pF, see Figure 20	25°C	2.5 V	0.025%		
Supply			-	-	+ł			
I ₊	Positive supply current	$V_{IN} = V_{+}$ or GND,	Switch ON or OFF	Full	2.7 V		0.1	μA

 $V_{+} = 2.3 \text{ V}$ to 2.7 V and $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

6.8 Electrical Characteristics for 1.8-V Supply

 V_{+} = 1.65 V to 1.95 V and T_{A} = –40°C to 85°C (unless otherwise noted)

P	ARAMETER	TEST CONDI	TIONS	T _A	V ₊	MIN TYP ⁽¹⁾	MAX	UNIT
Analog Sw	vitch							
V _{COM} , V _{NO} , V _{NC}	Analog signal					0	V+	V
r _{peak}	Peak ON- resistance	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -2 \text{ mA},$	Switch ON, see Figure 10	25°C Full	1.8 V	4	4.9 4.9	Ω
r _{on}	ON-state resistance	V_{NO} or V_{NC} = 1.5 V, I_{COM} = -2 mA,	Switch ON, see Figure 10	25°C Full	1.8 V	1.7	3.2 3.2	Ω
	ON-state	$V_{NO} \text{ or } V_{NC} = 0.6 \text{ V}, 1.5 \text{ V},$	Switch ON,	25°C		0.7	5.2	
∆r _{on}	resistance match between channels	$I_{COM} = -2 \text{ mA},$	see Figure 10	Full	1.8 V	0.7		Ω
		$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -2 \text{ mA},$	Switch ON	25°C Full		1.85 1.85		
r _{on(flat)}	ON-state resistance flatness	$V_{NO} \text{ or } V_{NC} = 0.6 \text{ V}, 1.5 \text{ V},$	Switch ON, see Figure 10	25°C	1.8 V	0.9		Ω
		$I_{COM} = -2 \text{ mA},$		Full		0.9		
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO OFF leakage current		Switch OFF, see Figure 11	25°C	1.95 V	0.2		nA
I _{NC(ON)} , I _{NO(ON)}	NC, NO ON leakage current	V_{NC} or V_{NO} = 1.65 V, V_{COM} = Open,	Switch ON, see Figure 12	25°C	1.95 V	2.8		nA
I _{COM(ON)}	COM ON leakage current	V_{NC} or V_{NO} = 1.65 V or open, V_{COM} = 1.65 V,	Switch ON, see Figure 12	25°C	1.95 V	0.47		nA
Digital Inpu	ut (IN)				1 1			
VIH	Input logic high			Full		1.5	5.5	V
V _{IL}	Input logic low			Full		0	0.6	V
I _{IH} , I _{IL}	Input leakage current	V _{IN} = 5.5 V or 0		Full	1.95 V	-1	1	μA
Dynamic							·	
	-	$V_{COM} = V_+,$	C ₁ = 35 pF,	25°C	1.65 V	65	70	
t _{ON}	Turnon time	$R_{\rm L} = 50 \ \Omega,$	see Figure 14	Full	to 1.95 V		95	ns
	Turne off time o	$V_{COM} = V_+,$	C _I = 35 pF,	25°C	1.65 V	40	55	
OFF	Turnoff time	$R_L = 50 \Omega$,	see Figure 14	Full	to 1.95 V		70	ns
	Break-before-make	$V_{NC} = V_{NO} = V_{+} / 2,$	C _I = 35 pF,	25°C	1.65 V	1 60	72	
ввм	time	$V_{\rm NC} = V_{\rm NO} = V_{+} / 2,$ $R_{\rm L} = 50 \ \Omega,$	see Figure 15	Full	to 1.95 V	0.5		ns
Q _C	Charge injection	$C_L = 1 \text{ nF}, V_{GEN} = 0 \text{ V},$	See Figure 19	25°C	1.8 V	13		рС
C _{NC(OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V_{NC} or V_{NO} = V+ or GND,	Switch OFF, see Figure 13	25°C	1.8 V	23		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND,	Switch ON, see Figure 13	25°C	1.8 V	84		pF
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_{+} \text{ or GND},$	Switch ON, see Figure 13	25°C	1.8 V	84		pF
C _{IN}	Digital input capacitance	$V_{IN} = V_{+} \text{ or GND},$	See Figure 13	25°C	1.8 V	2.1		pF
BW	Bandwidth	R _L = 50 Ω,	Switch ON, see Figure 16	25°C	5.5 V	100		MHz
O _{ISO}	OFF isolation	$\begin{aligned} R_L &= 50 \ \Omega, \\ f &= 1 \ MHz, \end{aligned}$	Switch OFF, see Figure 17	25°C	1.8 V	-63		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega,$ f = 1 MHz,	Switch ON, see Figure 18	25°C	1.8 V	-63		dB

(1) $T_A = 25^{\circ}C$.

Electrical Characteristics for 1.8-V Supply (continued)

 $V_{+} = 1.65$ V to 1.95 V and $T_{A} = -40^{\circ}$ C to 85°C (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	T _A	۷.	MIN TYP ⁽¹⁾	MAX	UNIT
Supply								
I+	Positive supply current	$V_{IN} = V_{+} \text{ or GND},$	Switch ON or OFF	Full	1.8 V		0.1	μA

6.9 Switching Characteristics for 5-V Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	T _A	V.	MIN	TYP	MAX	UNIT
	Turnon time	$V_{COM} = V_+,$	$C_{L} = 35 \text{ pF},$	25°C	4.5 V to		20	35	~~~
t _{ON}	rumon ume	$R_L = 50 \Omega$,	see Figure 14	Full	5.5 V			40	ns
	Turnoff time	$V_{COM} = V_+,$	$C_{L} = 35 \text{ pF},$	25°C	4.5 V to		15	20	~~~
t _{OFF}	rumon ume	$R_L = 50 \Omega$,	see Figure 14	Full	5.5 V			35	ns
+	Break-before-	$V_{\rm NC} = V_{\rm NO} = V_{+}/2,$	C _L = 35 pF,	25°C	4.5 V to	1	12	14.5	20
t _{BBM}	make time	$R_L = 50 \Omega$,	see Figure 15	Full	5.5 V	1			ns

6.10 Switching Characteristics for 3.3-V Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	TA	٧,	MIN	TYP	MAX	UNIT
	Turnon time	$V_{COM} = V_+,$	C _L = 35 pF,	25°C	3 V to		30	40	20
t _{ON}	Turnon time	$R_L = 50 \Omega$,	see Figure 14	Full	3.6 V			55	ns
+	Turnoff time	$V_{COM} = V_+,$	C _L = 35 pF,	25°C	3 V to		20	25	20
t _{OFF}		$R_L = 50 \Omega$,	see Figure 14	Full	3.6 V			40	ns
	Break-before-	$V_{\rm NC} = V_{\rm NO} = V_{+}/2,$	C _L = 35 pF,	25°C	3 V to	1	21	29	20
t _{BBM}	make time	$R_L = 50 \Omega$,	see Figure 15	Full	3.6 V	1			ns

6.11 Switching Characteristics for 2.5-V Supply

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST	CONDITIONS	T _A	V.	MIN	TYP	MAX	UNIT
+	Turnon time	$V_{COM} = V_+,$	C _L = 35 pF,	25°C	2.3 V to		40	55	20
t _{ON}	rumon ume	$R_L = 50 \Omega$,	see Figure 14	Full	2.7 V			70	ns
+	Turnoff time	$V_{COM} = V_+,$	C _L = 35 pF,	25°C	2.3 V to		30	40	20
t _{OFF}	rumon ume	$R_L = 50 \Omega$,	see Figure 14	Full	2.7 V			55	ns
+	Break-before-	$V_{\text{NC}} = V_{\text{NO}} = V_{+}/2,$ R _L = 50 Ω,	C _L = 35 pF,	25°C	2.3 V to	1	33	39	200
t _{BBM}	make time	$R_{L} = 50 \Omega,$	see Figure 15	Full	2.7 V	1			ns


6.12 Switching Characteristics for 1.8-V Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	TA	V.	MIN	TYP	MAX	UNIT
		Voou = V.	$C_{1} = 35 pF_{2}$	25°C	1.65 V		65	70	
t _{ON}	Turnon time		see Figure 14	Full	to 1.95 V			95	ns
		Voou = V.	C _L = 35 pF,	25°C	1.65 V		40	55	
t _{OFF}	Turnoff time		see Figure 14	Full	to 1.95 V			70	ns
	Break-before-	$V_{\rm NC} = V_{\rm NO} = V_{+}/2,$	C _L = 35 pF,	25°C	1.65 V	1	60	72	
t _{BBM}	make time	$R_{\rm L} = 50 \ \Omega,$	see Figure 15	Full	to 1.95 V	1			ns


6.13 Typical Characteristics





Typical Characteristics (continued)

7 Parameter Measurement Information






Figure 10. ON-State Resistance (ron)




Figure 11. OFF-State Leakage Current (I_{NC(OFF)}, I_{NO(OFF)})







Figure 12. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)}, I_{NO(ON)})




Parameter Measurement Information (continued)





- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r < 5 ns, t_f < 5 ns.
- (2) C_L includes probe and jig capacitance.

Figure 14. Turnon (t_{ON}) and Turnoff Time (t_{OFF})



Parameter Measurement Information (continued)

- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r < 5 ns, t_f < 5 ns.
- (2) C_L includes probe and jig capacitance.








Figure 17. OFF Isolation (O_{ISO})



Parameter Measurement Information (continued)






(1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r < 5 ns, t_f < 5 ns.

(2) C_L includes probe and jig capacitance.





(1) C_L includes probe and jig capacitance.

Figure 20. Total Harmonic Distortion (THD)


8 Detailed Description

8.1 Overview

The TS5A3159 is a single-pole-double-throw (SPDT) solid-state analog switch. The TS5A3159, like all analog switches, is bidirectional. When powered on, each COM pin is connected to the NC pin. For this device, NC stands for *normally closed* and NO stands for *normally open*. If IN is low, COM is connected to NC. If IN is high, COM is connected to NO.

The TS5A3159 is a break-before-make switch. This means that during switching, a connection is broken before a new connection is established. The NC and NO pins are never connected to each other.

8.2 Functional Block Diagram



8.3 Feature Description

The low ON-state resistance, ON-state resistance matching, and charge injection in the TS5A3159 make this switch an excellent choice for analog signals that require minimal distortion. In addition, the low THD allows audio signals to be preserved more clearly as they pass through the device.

The 1.65-V to 5.5-V operation allows compatibility with more logic levels, and the bidirectional I/Os can pass analog signals from 0 V to V_{+} with low distortion.

8.4 Device Functional Modes

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

Table 1. Function Table

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS5A3159 can be used in a variety of customer systems. The TS5A3159 can be used anywhere multiple analog or digital signals must be selected to pass across a single line.

9.2 Typical Application




Figure 21. System Schematic for TS5A3159


9.2.1 Design Requirements

In this particular application, V₊ was 1.8 V, although V₊ is allowed to be any voltage specified in *Recommended Operating Conditions*. A decoupling capacitor is recommended on the V+ pin. See *Power Supply Recommendations* for more details.

9.2.2 Detailed Design Procedure

In this application, IN is, by default, pulled low to GND. Choose the resistor size based on the current driving strength of the GPIO, the desired power consumption, and the switching frequency (if applicable). If the GPIO is open-drain, use pullup resistors instead.

9.2.3 Application Curve



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.


Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC}, then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the VCC pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1- μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Below figure shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

Unused switch I/Os, such as NO, NC, and COM, can be left floating or tied to GND. However, the IN pin must be driven high or low. Due to partial transistor turnon when control inputs are at threshold levels, floating control inputs can cause increased I_{CC} or unknown switch selection states.



11.2 Layout Example

Figure 23. Trace Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NC or COM and NO ports when the channel is ON
r _{peak}	Peak ON-state resistance over a specified voltage range
Δr _{on}	Difference of r _{on} between channels
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state under worst-case input and output conditions
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) being open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) being open
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO or COM to NC) in the ON state and the output (NC or NO) being open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Minimum input voltage for logic low for the control input (IN)
V _{IN}	Voltage at IN
I _{IH} , I _{IL}	Leakage current measured at IN
t _{ON}	Turnon time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal, and analog outputs (COM, NC, or NO) signal when the switch is turning ON.
toff	Turnoff time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal, and analog outputs (COM, NC, or NO) signal when the switch is turning OFF.
t _{ввм}	Break-before-make time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO), when the control signal changes state.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC, NO, or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_O$, C_L is the load capacitance, and ΔV_O is the change in analog output voltage.

Table 2. Parameter Description

SYMBOL	DESCRIPTION
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON
C _{IN}	Capacitance of IN
O _{ISO}	OFF isolation of the switch is a measurement OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
I+	Static power-supply current with the control (IN) terminal at V+ or GND
ΔI+	This is the increase in I ₊ for each control (IN) input that is at the specified voltage, rather than at V ₊ or GND.

Table 2. Parameter Description (continued)

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS5A3159DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JA8K, JA8R)	Samples
TS5A3159DBVRE4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JA8K, JA8R)	Samples
TS5A3159DBVRG4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JA8K, JA8R)	Samples
TS5A3159DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JA8K, JA8R)	Samples
TS5A3159DBVTG4	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JA8K, JA8R)	Samples
TS5A3159DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JAK, JAR, JAZ)	Samples
TS5A3159DCKRE4	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JAK, JAR, JAZ)	Samples
TS5A3159DCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JAK, JAR, JAZ)	Samples
TS5A3159DCKTG4	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JAK, JAR, JAZ)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

10-Dec-2020

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS5A3159 :

• Automotive: TS5A3159-Q1


Enhanced Product: TS5A3159-EP


NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications


19-Aug-2022

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	1									r.		t.
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A3159DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TS5A3159DBVT	SOT-23	DBV	6	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3159DCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TS5A3159DCKT	SC70	DCK	6	250	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TS5A3159DCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

Width (mm)

185.0

201.0

201.0

201.0

203.0

Height (mm)

35.0


28.0

28.0

28.0

35.0

19-Aug-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)					
TS5A3159DBVR	SOT-23	DBV	6	3000	210.0					
TS5A3159DBVT	SOT-23	DBV	6	250	202.0					
TS5A3159DCKR	SC70	DCK	6	3000	202.0					

DCK

DCK

6

6

250

250

202.0

203.0

SC70


SC70

TS5A3159DCKT

TS5A3159DCKT


DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.

LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.


DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.


- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.

DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.