# **MCP660/1/2/3/4/5/9**

### **60 MHz, 32 V/µs Rail-to-Rail Output (RRO) Op Amps**

### <span id="page-0-2"></span>**Features:**

- Gain-Bandwidth Product: 60 MHz (typical)
- Slew Rate: 32 V/µs (typical)
- Noise: 6.8 nV/ $\sqrt{Hz}$  (typical, at 1 MHz)
- Short Circuit Current: 90 mA (typical)
- Low Input Bias Current: 4 pA (typical)
- Ease of Use:
	- Unity-Gain Stable
	- Rail-to-Rail Output
	- Input Range including Negative Rail
	- No Phase Reversal
- Supply Voltage Range: +2.5V to +5.5V
- High Output Current: ±70 mA
- Supply Current: 6.0 mA/ch (typical)
- Low-Power Mode: 1 µA/ch
- Small Packages: SOT23-5, DFN
- Extended Temperature Range: -40°C to +125°C

### **Typical Applications:**

- Multi-Pole Active Filter
- Driving A/D Converters
- Power Amplifier Control Loops
- Line Driver
- Video Amplifier
- Barcode Scanners
- Optical Detector Amplifier

### **Design Aids:**

- SPICE Macro Models
- FilterLab<sup>®</sup> Software
- Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards - MCP661DM-LD
- Application Notes

### **Description:**

The Microchip Technology Inc. MCP660/1/2/3/4/5/9 family of operational amplifiers (op amps) features high gain-bandwidth product and high slew rate. Some also provide a Chip Select pin  $(\overline{CS})$  that supports a lowpower mode of operation. These amplifiers are optimized for high speed, low noise and distortion, single-supply operation with rail-to-rail output and an input that includes the negative rail.

This family is offered in single (MCP661), single with CS pin (MCP663), dual (MCP662) and dual with two CS pins (MCP665), triple (MCP660), quad (MCP664) and quad with two  $\overline{CS}$  pins (MCP669). All devices are fully specified from -40°C to +125°C.

### <span id="page-0-0"></span>**Typical Application Circuit**





### <span id="page-0-1"></span>**High Gain-Bandwidth Op Amp Portfolio**

### <span id="page-1-0"></span>**Package Types**



### **1.0 ELECTRICAL CHARACTERISTICS**

### <span id="page-2-2"></span>**1.1 Absolute Maximum Ratings †**



**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**††** See **[Section 4.1.2 "Input Voltage and Current](#page-19-0) [Limits"](#page-19-0)**.

### **1.2 Specifications**

### **DC ELECTRICAL SPECIFICATIONS**

**Electrical Characteristics:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to +5.5V,  $V_{SS} = GND$ ,  $V_{\text{CM}} = V_{\text{DD}}/3$ ,  $V_{\text{OUT}} \approx V_{\text{DD}}/2$ ,  $V_{\text{L}} = V_{\text{DD}}/2$ ,  $R_{\text{L}} = 1$  kΩ to  $V_{\text{L}}$  and  $\overline{\text{CS}} = V_{\text{SS}}$  (refer to [Figure 1-2\)](#page-5-0).



<span id="page-2-1"></span><span id="page-2-0"></span>**Note 1:** See [Figure 2-5](#page-6-0) for temperature effects.

**2:** The I<sub>SC</sub> specifications are for design guidance only; they are not tested.

### **DC ELECTRICAL SPECIFICATIONS (CONTINUED)**



**Note 1:** See Figure 2-5 for temperature effects.

**2:** The I<sub>SC</sub> specifications are for design guidance only; they are not tested.

### <span id="page-3-1"></span>**AC ELECTRICAL SPECIFICATIONS**



<span id="page-3-0"></span>**Note 1:** These specifications are described in detail in **[Section 4.3 "Distortion"](#page-21-0)**. (NTSC refers to a National Television Standards Committee signal.)

### **DIGITAL ELECTRICAL SPECIFICATIONS**



### <span id="page-4-3"></span><span id="page-4-2"></span>**TEMPERATURE SPECIFICATIONS**



<span id="page-4-1"></span><span id="page-4-0"></span>**Note 1:** Operation must not cause T<sub>J</sub> to exceed the Maximum Junction Temperature specification (+150°C).

**2:** Measured on a standard JC51-7, four-layer printed circuit board with ground plane and vias.

### **1.3 Timing Diagram**



<span id="page-5-1"></span>

### **1.4 Test Circuits**

The circuit used for most DC and AC tests is shown in [Figure 1-2.](#page-5-0) This circuit can independently set  $V_{CM}$  and  $V_{\text{OUT}}$ ; see [Equation 1-1.](#page-5-2) Note that  $V_{\text{CM}}$  is not the circuit's common-mode voltage  $((V_P + V_M)/2)$  and that  $V_{OST}$  includes  $V_{OS}$  plus the effects (on the input offset error,  $V_{OST}$ ) of temperature, CMRR, PSRR and  $A_{OL}$ .

### <span id="page-5-2"></span>**EQUATION 1-1:**

Where:  $G_{DM}$  = Differential Mode Gain (V/V)  $V_{CM}$  = Op Amp's Common-Mode Input Voltage (V)  $V_{OST}$  = Op Amp's Total Input Offset Voltage (mV)  $G_{DM} = \frac{F}{R_G}$  $R_F\;$  $V_{CM}$  $V_P + \frac{V_{DD}}{2}$  $=$   $\frac{2}{2}$  $V_{OST} = V_{IN} - V_{IN+}$  $V_{OUT} = \frac{V_{DD}}{2} + (V_P - V_M) + V_{OST}(I + G_{DM})$ 



<span id="page-5-0"></span>

### **2.0 TYPICAL PERFORMANCE CURVES**

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ , R<sub>L</sub> = 1 kΩ to V<sub>L</sub>, C<sub>L</sub> = 20 pF and  $\overline{CS} = V_{SS}$ .

### **2.1 DC Signal Inputs**



<span id="page-6-1"></span>



*FIGURE 2-3: Input Offset Voltage vs. Power Supply Voltage with V<sub>CM</sub> = 0V.* 



*FIGURE 2-4: Input Offset Voltage vs. Output Voltage.*



<span id="page-6-0"></span>*FIGURE 2-5: Low-Input Common-Mode Voltage Headroom vs. Ambient Temperature.*



<span id="page-6-2"></span>

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 1$  k $\Omega$  to  $V_L$ ,  $C_L = 20$  pF and  $\overline{CS} = V_{SS}$ .



*FIGURE 2-7: Input Offset Voltage vs. Common-Mode Voltage with V<sub>DD</sub>* = 2.5V.



*FIGURE 2-8: Input Offset Voltage vs. Common-Mode Voltage with V<sub>DD</sub>* = 5.5V.



*Ambient Temperature.*



*FIGURE 2-10: DC Open-Loop Gain vs. Ambient Temperature.*



<span id="page-7-0"></span>



*FIGURE 2-12: Input Bias and Offset Currents vs. Ambient Temperature with*   $V_{DD} = 5.5V$ .

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ , R<sub>L</sub> = 1 k $\Omega$  to  $V_L$ , C<sub>L</sub> = 20 pF and CS =  $V_{SS}$ .



<span id="page-8-0"></span>*FIGURE 2-13: Input Bias Current vs. Input Voltage (below V<sub>SS</sub>).* 



*FIGURE 2-14: Input Bias and Offset Currents vs. Common-Mode Input Voltage with*   $T_A = +85$ °C.



*FIGURE 2-15: Input Bias and Offset Currents vs. Common-Mode Input Voltage with*   $T_A = +125$ °C.

# **MCP660/1/2/3/4/5/9**

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 1$  k $\Omega$  to  $V_L$ ,  $C_L = 20$  pF and  $\overline{CS} = V_{SS}$ .

### **2.2 Other DC Voltages and Currents**



<span id="page-9-0"></span>*FIGURE 2-16: Output Voltage Headroom vs. Output Current.*



<span id="page-9-1"></span>*FIGURE 2-17: Output Voltage Headroom vs. Ambient Temperature.*



<span id="page-9-2"></span>*FIGURE 2-18: Output Short Circuit Current vs. Power Supply Voltage.*



*FIGURE 2-19: Supply Current vs. Power Supply Voltage.*





**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ , R<sub>L</sub> = 1 kΩ to V<sub>L</sub>, C<sub>L</sub> = 20 pF and  $\overline{CS} = V_{SS}$ .

### **2.3 Frequency Response**



*Frequency.*



*Frequency.*



*FIGURE 2-23: Gain-Bandwidth Product and Phase Margin vs. Ambient Temperature.*



*FIGURE 2-24: Gain-Bandwidth Product and Phase Margin vs. Common-Mode Input Voltage.*



*FIGURE 2-25: Gain-Bandwidth Product and Phase Margin vs. Output Voltage.*



*FIGURE 2-26: Closed-Loop Output Impedance vs. Frequency.*

# **MCP660/1/2/3/4/5/9**

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ , R<sub>L</sub> = 1 kΩ to  $V_L$ , C<sub>L</sub> = 20 pF and  $\overline{CS} = V_{SS}$ .



*FIGURE 2-27: Gain Peaking vs. Normalized Capacitive Load.*



*FIGURE 2-28: Channel-to-Channel Separation vs. Frequency.*

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 1$  k $\Omega$  to  $V_L$ ,  $C_L = 20$  pF and  $\overline{CS} = V_{SS}$ .

### **2.4 Noise and Distortion**



*vs. Frequency.*



*FIGURE 2-30: Input Noise Voltage Density vs. Input Common-Mode Voltage with f = 100 Hz.*



*FIGURE 2-31: Input Noise Voltage Density vs. Input Common-Mode Voltage with f = 1 MHz.*



*FIGURE 2-32: Input Noise vs. Time with 0.1 Hz Filter.*







<span id="page-12-0"></span>*FIGURE 2-34: Change in Gain Magnitude and Phase vs. DC Input Voltage.*

# **MCP660/1/2/3/4/5/9**

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ , R<sub>L</sub> = 1 kΩ to V<sub>L</sub>, C<sub>L</sub> = 20 pF and  $\overline{CS} = V_{SS}$ .

### **2.5 Time Response**



<span id="page-13-1"></span>*Step Response.*



<span id="page-13-2"></span>*FIGURE 2-36: Non-Inverting Large Signal Step Response.*



<span id="page-13-3"></span>*Response.*





<span id="page-13-4"></span>*FIGURE 2-38: Inverting Large Signal Step Response.*



<span id="page-13-0"></span>*FIGURE 2-39: The MCP660/1/2/3/4/5/9 Family Shows No Input Phase Reversal with Overdrive.*



*Temperature.*

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ , R<sub>L</sub> = 1 k $\Omega$  to  $V_L$ , C<sub>L</sub> = 20 pF and CS =  $V_{SS}$ .



*Swing vs. Frequency.*

## **MCP660/1/2/3/4/5/9**

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ , R<sub>L</sub> = 1 kΩ to V<sub>L</sub>, C<sub>L</sub> = 20 pF and  $\overline{CS} = V_{SS}$ .

### **2.6 Chip Select Response**







<span id="page-15-0"></span>*FIGURE 2-43: CS and Output Voltages vs. Time with*  $V_{DD} = 2.5V$ .



<span id="page-15-1"></span>*FIGURE 2-44: CS and Output Voltages vs. Time with*  $V_{DD} = 5.5V$ .



*FIGURE 2-45: CS Hysteresis vs. Ambient Temperature.*







*FIGURE 2-47: CS's Pull-Down Resistor (R<sub>PD</sub>)* vs. Ambient Temperature.

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ , R<sub>L</sub> = 1 k $\Omega$  to  $V_L$ , C<sub>L</sub> = 20 pF and CS =  $V_{SS}$ .



*Shutdown vs. Power Supply Voltage.*



### **3.0 PIN DESCRIPTIONS**

Descriptions of the pins are listed in [Table](#page-17-1) 3-1.

### <span id="page-17-1"></span>**TABLE 3-1: PIN FUNCTION TABLE**

<span id="page-17-2"></span><span id="page-17-0"></span>

### **3.1 Analog Outputs**

The analog output pins  $(V<sub>OUT</sub>)$  are low-impedance voltage sources.

### **3.2 Analog Inputs**

The non-inverting and inverting inputs  $(V_{IN}+, V_{IN}-, ...)$ are high-impedance CMOS inputs with low bias currents.

### **3.3 Power Supply Pins**

The positive power supply  $(V_{DD})$  is 2.5V to 5.5V higher than the negative power supply  $(V_{SS})$ . For normal operation, the other pins are between  $V_{SS}$  and  $V_{DD}$ .

Typically, these parts are used in a single (positive) supply configuration. In that case,  $V_{SS}$  is connected to Ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need bypass capacitors.

### **3.4 Chip Select Digital Input (CS)**

The input  $(\overline{CS})$  is a CMOS, Schmitt-triggered input that places the part into a low-power mode of operation.

### **3.5 Exposed Thermal Pad (EP)**

There is an internal connection between the exposed thermal pad (EP) and the  $V_{SS}$  pin; they must be connected to the same potential on the printed circuit board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance  $(\theta_{JA})$ .

### **4.0 APPLICATIONS**

The MCP660/1/2/3/4/5/9 family is manufactured using the Microchip state-of-the-art CMOS process. It is designed for low-cost, low-power and high-speed applications. Its low supply voltage, low quiescent current and wide bandwidth make the current and wide bandwidth make the MCP660/1/2/3/4/5/9 ideal for battery-powered applications.

### **4.1 Input**

### 4.1.1 PHASE REVERSAL

The input devices are designed to not exhibit phase inversion when the input pins exceed the supply voltages. [Figure 2-39](#page-13-0) shows an input voltage exceeding both supplies with no phase inversion.

### <span id="page-19-0"></span>4.1.2 INPUT VOLTAGE AND CURRENT LIMITS

The electrostatic discharge (ESD) protection on the inputs can be depicted as shown in [Figure 4-1.](#page-19-1) This structure was chosen to protect the input transistors and to minimize input bias current  $(I<sub>B</sub>)$ . The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go too far above  $V_{DD}$ ; their breakdown voltage is high enough to allow normal operation and low enough to bypass quick ESD events within the specified limits.



<span id="page-19-1"></span>*FIGURE 4-1: Simplified Analog Input ESD Structures.*

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents (and voltages) at the input pins (see **[Section 1.1](#page-2-2) ["Absolute Maximum Ratings †"](#page-2-2)**). [Figure 4-2](#page-19-2) shows the recommended approach to protecting these inputs.

The internal ESD diodes prevent the input pins  $(V_{IN}+$ and  $V_{1N}$ -) from going too far below ground, while the resistors  $R_1$  and  $R_2$  limit the possible current drawn out of the input pins. Diodes  $D_1$  and  $D_2$  prevent the input pins ( $V_{1N}$ + and  $V_{1N}$ -) from going too far above  $V_{DD}$  and dump any currents onto  $V_{DD}$ .

When implemented as shown, resistors  $R_1$  and  $R_2$  also limit the current through  $D_1$  and  $D_2$ .



<span id="page-19-2"></span>*FIGURE 4-2: Protecting the Analog Inputs.*

It is also possible to connect the diodes to the left of the resistors  $R_1$  and  $R_2$ . If so, the currents through the diodes  $D_1$  and  $D_2$  need to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins  $(V_{IN} +$  and  $V_{\text{IN}}$ ) should be very small.

A significant amount of current can flow out of the inputs (through the ESD diodes) when the common-mode voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ); see [Figure 2-13.](#page-8-0) Applications that are high-impedance may need to limit the usable voltage range.

### 4.1.3 NORMAL OPERATION

The input stage of the MCP660/1/2/3/4/5/9 op amps uses a differential PMOS input stage. It operates at low common-mode input voltages  $(V_{CM})$ , with  $V_{CM}$ between  $V_{SS}$  – 0.3V and  $V_{DD}$  – 1.3V. To ensure proper operation, the input offset voltage ( $V_{OS}$ ) is measured at both  $V_{CM} = V_{SS} - 0.3V$  and  $V_{CM} = V_{DD} - 1.3V$ . See Figures [2-5](#page-6-0) and [2-6](#page-6-2) for temperature effects.

When operating at very low non-inverting gains, the output voltage is limited at the top by the  $V_{CM}$  range  $(< V_{DD} - 1.3V)$ ; see [Figure 4-3.](#page-19-3)



<span id="page-19-3"></span>*FIGURE 4-3: Unity-Gain Voltage Limitations for Linear Operation.*

### **4.2 Rail-to-Rail Output**

### 4.2.1 MAXIMUM OUTPUT VOLTAGE

The Maximum Output Voltage (see Figure[s 2-16](#page-9-0) and [2-17\)](#page-9-1) describes the output range for a given load. For example, the output voltage swings to within 50 mV of the negative rail with a 1 k $\Omega$  load tied to V<sub>DD</sub>/2.

### 4.2.2 OUTPUT CURRENT

[Figure 4-4](#page-20-0) shows the possible combinations of output voltage ( $V_{\text{OUT}}$ ) and output current ( $I_{\text{OUT}}$ ), when  $V_{DD} = 5.5V$ .

 $I<sub>OUT</sub>$  is positive when it flows out of the op amp into the external circuit.



<span id="page-20-0"></span>*FIGURE 4-4: Output Current.*

### <span id="page-20-5"></span>4.2.3 POWER DISSIPATION

Since the output short circuit current  $(I_{SC})$  is specified at ±90 mA (typical), these op amps are capable of both delivering and dissipating significant power.



<span id="page-20-1"></span>*FIGURE 4-5: Diagram for Power Calculations.*

[Figure 4-5](#page-20-1) shows the power calculations used for a single op amp:

- $R_{\text{SER}}$  is 0 $\Omega$  in most applications and can be used to limit  $I_{\text{OUT}}$ .
- $V_{\text{OUT}}$  is the op amp's output voltage.
- $V_1$  is the voltage at the load.
- $V_{\text{LG}}$  is the load's ground point.
- $V_{SS}$  is usually ground (0V).

The input currents are assumed to be negligible. The currents shown in [Figure 4-5](#page-20-1) can be approximated using [Equation 4-1](#page-20-3):

### <span id="page-20-3"></span>**EQUATION 4-1:**

$$
I_{OUT} = I_L = \frac{V_{OUT} - V_{LG}}{R_{SER} + R_L}
$$

$$
I_{DD} \approx I_Q + \max(0, I_{OUT})
$$

$$
I_{SS} \approx -I_Q + \min(0, I_{OUT})
$$

Where:

 $I_{\Omega}$  = Quiescent supply current

The instantaneous op amp power  $(P<sub>OA</sub>(t))$ , R<sub>SER</sub> power  $(P_{RSFR}(t))$  and load power  $(P_1(t))$  are calculated in [Equation 4-2:](#page-20-4)

### <span id="page-20-4"></span>**EQUATION 4-2:**

$$
P_{OA}(t) = I_{DD} (V_{DD} - V_{OUT}) + I_{SS} (V_{SS} - V_{OUT})
$$
  

$$
P_{RSER}(t) = I_{OUT}^{2} R_{SER}
$$
  

$$
P_{L}(t) = I_{L}^{2} R_{L}
$$

The maximum op amp power, for resistive loads, occurs when  $V_{\text{OUT}}$  is halfway between  $V_{\text{DD}}$  and  $V_{\text{LG}}$  or halfway between  $V_{SS}$  and  $V_{LG}$ .

### **EQUATION 4-3:**

$$
P_{OAmax} \le \frac{max^2(V_{DD} - V_{LG} - V_{SS})}{4(R_{SER} + R_L)}
$$

The maximum ambient to junction temperature rise  $(\Delta T_{JA})$  and junction temperature  $(T_J)$  can be calculated using  $P_{OAmax}$ , the ambient temperature  $(T_A)$ , the package thermal resistance  $(\theta_{JA},$  found in the [Temperature Specifications](#page-4-2) table) and the number of op amps in the package (assuming equal power dissipations), as shown in [Equation 4-4:](#page-20-2)

<span id="page-20-2"></span>**EQUATION 4-4:**

$$
\Delta T_{JA} = P_{OA}(t)\theta_{JA} \le nP_{OAmax}\theta_{JA}
$$

$$
T_J = T_A + \Delta T_{JA}
$$

Where:

 $n =$  Number of op amps in the package (1, 2)

The power derating across temperature for an op amp in a particular package can be easily calculated (assuming equal power dissipations):

### **EQUATION 4-5:**

$$
P_{OAmax} \le \frac{T_{Jmax} - T_A}{n\theta_{JA}}
$$
 Where:

 $T_{Jmax}$  = Absolute maximum junction temperature

Several techniques are available to reduce  $\Delta T_{JA}$  for a given P<sub>OAmax</sub>:

- Lower  $\theta_{IA}$ 
	- Use another package
	- PCB layout (ground plane, etc.)
	- Heat sinks and air flow
- Reduce P<sub>OAmax</sub>
	- Increase  $R_1$
	- Limit  $I_{\text{OUT}}$  (using  $R_{\text{SFR}}$ )
	- Decrease  $V_{DD}$

### <span id="page-21-0"></span>**4.3 Distortion**

Differential gain (DG) and differential phase (DP) refer to the nonlinear distortion produced by an NTSC or a phase-alternating line (PAL) video component. The [AC](#page-3-1) [Electrical Specifications](#page-3-1) table and [Figure 2-34](#page-12-0) show the typical performance of the MCP661, configured as a gain of +2 amplifier (see [Figure 4-10](#page-24-0)), when driving one back-matched video load (150 $\Omega$ , for 75 $\Omega$  cable). Microchip tests use a sine wave at NTSC's color sub-carrier frequency of 3.58 MHz, with a  $0.286V_{P-P}$ magnitude. The DC input voltage is changed over a +0.7V range (positive video) or a -0.7V range (negative video).

DG is the peak-to-peak change in the AC gain magnitude (color hue), as the DC level (luminance) is changed, in percentile units (%). DP is the peak-to-peak change in the AC gain phase (color saturation), as the DC level (luminance) is changed, in degree (°) units.

### **4.4 Improving Stability**

### <span id="page-21-3"></span>4.4.1 CAPACITIVE LOADS

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the phase margin (stability) of the feedback loop decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity-gain buffer  $(G = +1)$  is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g.,  $> 20$  pF when  $G = +1$ ), a small series resistor at the output  $(R<sub>ISO</sub>$  in [Figure 4-6](#page-21-1)) improves the phase margin of the feedback loop by making the output load resistive at higher frequencies. The bandwidth will generally be lower than bandwidth without the capacitive load.



### <span id="page-21-4"></span><span id="page-21-1"></span>*FIGURE 4-6: Output Resistor, RISO, Stabilizes Large Capacitive Loads.*

[Figure 4-7](#page-21-2) gives recommended  $R_{ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance  $(C_L/G_N)$ , where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1 + | Signal Gain| (e.g., -1 V/V gives  $G_N$  = +2 V/V).



<span id="page-21-2"></span>*FIGURE 4-7: Recommended RISO Values for Capacitive Loads.*

After selecting  $R_{ISO}$  for the circuit, double-check the resulting frequency response peaking and step response overshoot. Modify the value of  $R<sub>ISO</sub>$  until the response is reasonable. Bench evaluation and simulations with the MCP660/1/2/3/4/5/9 SPICE macro model are helpful.

### 4.4.2 GAIN PEAKING

[Figure 4-8](#page-22-0) shows an op amp circuit that represents non-inverting amplifiers ( $V_M$  is a DC voltage and  $V_P$  is the input) or inverting amplifiers ( $V_P$  is a DC voltage and  $V_M$  is the input). The capacitances  $C_N$  and  $C_G$ represent the total capacitance at the input pins; they include the op amp's common-mode input capacitance  $(C<sub>CM</sub>)$ , board parasitic capacitance and any capacitor placed in parallel.



<span id="page-22-0"></span>*FIGURE 4-8: Amplifier with Parasitic Capacitance.*

 $C_G$  acts in parallel with  $R_G$  (except for a gain of +1 V/V), which causes an increase in gain at high frequencies.  $C_G$  also reduces the phase margin of the feedback loop, which becomes less stable. This effect can be reduced by either reducing  $C_G$  or  $R_F$ .

 $C_N$  and  $R_N$  form a low-pass filter that affects the signal at V<sub>P</sub>. This filter has a single real pole at  $1/(2\pi R_N/C_N)$ .

The largest value of  $R_F$  that should be used depends on the noise gain (see G<sub>N</sub> in **[Section 4.4.1](#page-21-3)** ["Capacitive Loads"](#page-21-3)), C<sub>G</sub> and the open-loop gain's phase shift. [Figure 4-9](#page-22-1) shows the maximum recommended  $R_F$  for several  $C_G$  values. Some applications may modify these values to reduce either output loading or gain peaking (step response overshoot).



<span id="page-22-1"></span>*RF vs. Gain.*

Figures [2-35](#page-13-1) and [2-36](#page-13-2) show the small signal and large signal step responses at  $G = +1$  V/V. The unity-gain buffer usually has  $R_F = 0\Omega$  and  $R_G$  open.

Figures [2-37](#page-13-3) and [2-38](#page-13-4) show the small signal and large signal step responses at G = -1 V/V. Since the noise gain is 2 V/V and  $C_G \approx 10$  pF, the resistors were chosen to be  $R_F = R_G = 401\Omega$  and  $R_N = 200\Omega$ .

It is also possible to add a capacitor  $(C_F)$  in parallel with  $R_F$  to compensate for the destabilizing effect of  $C_G$ . This makes it possible to use larger values of  $R_F$ . The conditions for stability are summarized in [Equation 4-6](#page-22-2).

### <span id="page-22-2"></span>**EQUATION 4-6:**

Given:  
\n
$$
G_{N I} = I + \frac{R_F}{R_G}
$$
\n
$$
G_{N 2} = I + \frac{C_G}{C_F}
$$
\n
$$
f_F = \frac{I}{2 \pi R_F C_F}
$$
\n
$$
f_Z = f_F \Big( \frac{G_{N I}}{G_{N 2}} \Big)
$$

We need:

$$
f_F \le \frac{f_{GBWP}}{2G_{N2}}, \ G_{N1} < G_{N2}
$$
\n
$$
f_F \le \frac{f_{GBWP}}{4G_{N1}}, \ G_{N1} > G_{N2}
$$

### **4.5 MCP663 and MCP665 Chip Select**

The MCP663 is a single amplifier with Chip Select  $(\overline{CS})$ . When  $\overline{CS}$  is pulled high, the supply current drops to 1  $\mu$ A (typical) and flows through the CS pin to  $V_{SS}$ . When this happens, the amplifier output is put into a high-impedance state. By pulling CS low, the amplifier is enabled. The CS pin has an internal  $5 M<sub>\Omega</sub>$  (typical) pulldown resistor connected to  $V_{SS}$ , so it will go low if the CS pin is left floating. Figure[s 1-1,](#page-5-1) [2-43](#page-15-0) and [2-44](#page-15-1) show the output voltage and supply current response to  $a \overline{CS}$  pulse.

The MCP665 is a dual amplifier with two  $\overline{\text{CS}}$  pins;  $\overline{\text{CS}}$ A controls op amp  $A$  and  $\overline{CSB}$  controls op amp  $B$ . These op amps are controlled independently, with an enabled quiescent current  $(I<sub>O</sub>)$  of 6 mA/amplifier (typical) and a disabled  $I_{Q}$  of 1 µA/amplifier (typical). The  $I_{Q}$  seen at the supply pins is the sum of the two op amps'  $I<sub>O</sub>$ ; the typical value for the  $I<sub>O</sub>$  of the MCP665 will be 2  $\mu$ A, 6 mA or 12 mA when there are 0, 1 or 2 amplifiers enabled, respectively.

### **4.6 Power Supply**

With this family of operational amplifiers, the power supply pin  $(V_{DD}$  for single supply) should have a local bypass capacitor (i.e.,  $0.01 \,\mu\text{F}$  to  $0.1 \,\mu\text{F}$ ) within 2 mm for good high-frequency performance. Surface mount, multilayer ceramic capacitors, or their equivalent, should be used.

These op amps require a bulk capacitor (i.e., 2.2 µF or larger) within 50 mm to provide large, slow currents. Tantalum capacitors, or their equivalent, may be a good choice. This bulk capacitor can be shared with other nearby analog parts as long as crosstalk through the power supplies does not prove to be a problem.

### **4.7 High Speed PCB Layout**

These op amps are fast enough that a little extra care in the printed circuit board (PCB) layout can make a significant difference in performance. Good PC board layout techniques will help you achieve the performance shown in the specifications and typical performance curves; it will also help minimize electromagnetic compatibility (EMC) issues.

Use a solid ground plane. Connect the bypass local capacitor(s) to this plane with minimal length traces. This cuts down inductive and capacitive crosstalk.

Separate digital from analog, low-speed from high-speed and low-power from high-power. This will reduce interference.

Keep sensitive traces short and straight. Separate them from interfering components and traces. This is especially important for high-frequency (low rise time) signals.

Sometimes, it helps to place guard traces next to victim traces. They should be on both sides of the victim trace and as close as possible. Connect guard traces to ground plane at both ends and in the middle for long traces.

Use coax cables, or low inductance wiring, to route signal and power to and from the PCB. Mutual and self inductance of power wires is often a cause of crosstalk and unusual behavior.

### **4.8 Typical Applications**

### 4.8.1  $50\Omega$  LINE DRIVER

[Figure 4-10](#page-24-0) shows the MCP661 driving a 50 $\Omega$  line. The large output current (e.g., see [Figure 2-18](#page-9-2)) makes it possible to drive a back-matched line ( $R_{M2}$ , the 50 $\Omega$ line and the 50 $\Omega$  load at the far end) to more than  $\pm 2V$ (the load at the far end sees ±1V). It is worth mentioning that the 50 $\Omega$  line and the 50 $\Omega$  load at the far end together can be modeled as a simple  $50\Omega$  resistor to ground.



<span id="page-24-5"></span><span id="page-24-0"></span>*FIGURE 4-10: 50 Line Driver.*

The output headroom limits would be  $V_{OL}$  = -2.3V and  $V_{OH}$  = +2.3V (see [Figure 2-16\)](#page-9-0), leaving some design room for the  $\pm 2V$  signal. The open-loop gain  $(A_{OL})$ typically does not decrease significantly with a  $100\Omega$ load (see [Figure 2-11\)](#page-7-0). The maximum power dissipated is about 48 mW (see **[Section 4.2.3 "Power](#page-20-5) [Dissipation"](#page-20-5)**), so the temperature rise (for the MCP661 in the SOIC-8 package) is under 8°C.

### 4.8.2 OPTICAL DETECTOR AMPLIFIER

[Figure 4-11](#page-24-1) shows a transimpedance amplifier, using the MCP661 op amp, in a photo detector circuit. The photo detector is a capacitive current source.  $R_F$ provides enough gain to produce 10 mV at  $V_{\text{OUT}}$ . C<sub>F</sub> stabilizes the gain and limits the transimpedance bandwidth to about 1.1 MHz. The parasitic capacitance of  $R_F$  (e.g., 0.2 pF for a 0805 SMD) acts in parallel with CF.



<span id="page-24-6"></span><span id="page-24-1"></span>*FIGURE 4-11: Transimpedance Amplifier for an Optical Detector.*

### 4.8.3 H-BRIDGE DRIVER

[Figure 4-12](#page-24-2) shows the MCP662 dual op amp used as an H-bridge driver. The load could be a speaker or a DC motor.



<span id="page-24-2"></span>

This circuit automatically makes the noise gains  $(G_N)$ equal, when the gains are set properly, so that the frequency responses match well (in magnitude and in phase). [Equation 4-7](#page-24-3) shows how to calculate  $R<sub>GT</sub>$  and  $R<sub>GB</sub>$  so that both op amps have the same DC gains;  $G<sub>DM</sub>$  needs to be selected first.

<span id="page-24-3"></span>**EQUATION 4-7:**

$$
G_{DM} = \frac{V_{OT} - V_{OB}}{V_{IN} - \frac{V_{DD}}{2}} \ge 1 \text{ V/V}
$$

$$
R_{GT} = \frac{R_F}{\frac{G_{DM}}{2} - 1}
$$

$$
R_{GB} = \frac{R_F}{\frac{G_{DM}}{2}}
$$

[Equation 4-8](#page-24-4) gives the resulting common-mode and differential mode output voltages.

<span id="page-24-4"></span>**EQUATION 4-8:**

$$
\frac{V_{OT} + V_{OB}}{2} = \frac{V_{DD}}{2}
$$

$$
V_{OT} - V_{OB} = G_{DM} \left(V_{IN} - \frac{V_{DD}}{2}\right)
$$

### <span id="page-25-0"></span>**6.0 PACKAGING INFORMATION**

### **6.1 Package Marking Information**

<span id="page-25-1"></span>

8-Lead TDFN (2x3x0.75 mm) **(MCP661)** Example





-PIN 1

8-Lead DFN (3x3x0.9 mm) **(MCP662)** Example





8-Lead MSOP (3x3 mm) **(MCP662)** Example



8-Lead SOIC (3.90 mm) **(MCP661, MCP662, MCP663)** Example



10-Lead DFN (3x3x0.9 mm) **(MCP665)** Example







BAFD 1423 256 - PIN 1

10-Lead MSOP (3x3 mm) **(MCP665)** Example







# **MCP660/1/2/3/4/5/9**

14/23 256







14-Lead TSSOP (4.4 mm) **(MCP660, MCP664)** Example



 $\Gamma$ 

16-Lead QFN (4x4x0.9 mm) **(MCP669)** Example







### 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











### Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

### 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A

### **6-Lead Plastic Small Outline Transistor (CHY) [SOT-23]**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





**Notes:**

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.

2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

### **6-Lead Plastic Small Outline Transistor (CHY) [SOT-23]**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028A

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging





Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14 5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN



### Notes:

1. Dimensioning and tolerancing per ASME Y14 5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B

### 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

### 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**DETAIL C** 



#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
- protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

### 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN



Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





### **Notes**

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN



Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### **BOTTOM VIEW**

Microchip Technology Drawing No. C04-129C Sheet 1 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129C Sheet 2 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2129A

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-063C Sheet 1 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-063C Sheet 2 of 2

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN



Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2063B

### 10-Lead Plastic Micro Small Outline Package (UN) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-021C Sheet 1 of 2

### 10-Lead Plastic Micro Small Outline Package (UN) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**DETAIL C** 



### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.15mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.<br>BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-021C Sheet 2 of 2

### **10-Lead Plastic Micro Small Outline Package (UN) [MSOP]**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN



Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2021A

### 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











### 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging





**VIEW C** 

	Units	<b>MILLIMETERS</b>		
<b>Dimension Limits</b>		<b>MIN</b>	<b>NOM</b>	<b>MAX</b>
Number of Pins	Ν	14		
Pitch	e	1.27 BSC		
Overall Height	Α			175
Molded Package Thickness	A2	1.25		
Standoff ş	A1	0.10		0.25
Overall Width	E	6 00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (Optional)	h	0.25		0.50
Foot Length		0.40		1.27
Footprint	L1	1.04 REF		
Lead Angle	Θ	0°		
Foot Angle	φ	$0^{\circ}$		$8^{\circ}$
<b>Lead Thickness</b>	с	0.10		0.25
Lead Width	b	0.31		0.51
Mold Draft Angle Top	α	$5^{\circ}$		$15^{\circ}$
Mold Draft Angle Bottom	β	$5^\circ$		$15^{\circ}$

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall  $3<sub>1</sub>$ not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
	- BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN



Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A

### 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-087C Sheet 1 of 2

### 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.15mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

### 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN



Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging





Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-127B

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2127A

### **APPENDIX A: REVISION HISTORY**

### **Revision E (July 2014)**

The following is the list of modifications:

- 1. Updated the [Features:](#page-0-2) list.
- 2. Updated the [Typical Application Circuit](#page-0-0) and added the [High Gain-Bandwidth Op Amp](#page-0-1) [Portfolio](#page-0-1) table in the [Features:](#page-0-2) section.
- 3. Updated Figure[s 4-6,](#page-21-4) [4-10](#page-24-5) and [4-11](#page-24-6).
- 4. Updated the **[Section 6.0 "Packaging](#page-25-0) [Information"](#page-25-0)** and **[Section 6.1 "Package](#page-25-1) [Marking Information"](#page-25-1)** sections.
- 5. Minor typographical changes.

### **Revision D (March 2012)**

The following is the list of modifications:

Added the MSOP (8L) package for MCP662 and all related information throughout the document.

### **Revision C (November 2011)**

The following is the list of modifications:

- Added the SOT-23 (5L) and TDFN (8L) package option for MCP661 and SOT-23 (6L) package options for MCP663 and the related information throughout the document. Updated **[Package](#page-1-0) [Types](#page-1-0)** drawing with pin designation for each new package.
- 2. Updated the [Temperature Specifications](#page-4-3) table to show the temperature specifications for new packages.
- 3. Updated [Table 3-1](#page-17-2) to show all the pin functions.
- 4. Updated **[Section 6.0 "Packaging](#page-25-0) [Information"](#page-25-0)** with markings for the new additions. Added the corresponding SOT-23 (5L and 6L) and 2x3 TDFN (8L) package options and related information.
- 5. Updated table description and examples in the **[Product Identification System](#page-59-0)** section.

### **Revision B (September 2011)**

The following is the list of modifications:

- 1. Added the MCP660, MCP664 and MCP669 amplifiers to the product family and the related information throughout the document.
- 2. Added the 4x4 QFN (16L) package option for MCP660 and MCP669, SOIC and TSSOP (14L) package options for MCP660 and MCP665 and the related information throughout the document. Updated the **[Package Types](#page-1-0)** drawing with pin designation for each new package.
- 3. Updated the [Temperature Specifications](#page-4-3) table to show the temperature specifications for new packages.
- 4. Updated [Table 3-1](#page-17-2) to show all the pin functions.
- 5. Updated **[Section 6.0 "Packaging](#page-25-0) [Information"](#page-25-0)** with markings for the new additions. Added the corresponding SOIC and TSSOP (14L), and 4x4 QFN (16L) package options and related information.
- 6. Updated table description and examples in **[Product Identification System](#page-59-0)**.

### **Revision A (July 2009)**

Original release of this document.

### <span id="page-59-0"></span>**PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



#### **Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE**.** Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

### **QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV**   $=$  **ISO/TS 16949**  $=$

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-368-6

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*