# LMV841/LMV841Q/LMV842/LMV842Q/LMV844/LMV844Q CMOS Input, RRIO, Wide Supply Range Operational Amplifiers

Check for Samples: LMV841, LMV842, LMV844

## FEATURES

- Unless otherwise noted, typical values at  $T_A = 25^{\circ}C$ , V<sup>+</sup> = 5V.
- Space saving 5-Pin SC70 package
- Supply voltage range 2.7V to 12V
- Guaranteed at 3.3V, 5V and ±5V
- Low supply current 1mA per channel
- Unity gain bandwidth 4.5MHz
- Open loop gain 133dB
- Input offset voltage 500µV max
- Input bias current 0.3pA
- CMRR 112dB
- Input voltage noise 20nV/√Hz
- Temperature range -40°C to 125°C
- Rail-to-Rail input
- Rail-to-Rail output
- The LMV841Q, LMV842Q, and LMV844Q are AEC-Q100 grade 1 qualified and are manufactured on automotive grade flow.

### **APPLICATIONS**

- High impedance sensor interface
- Battery powered instrumentation
- High gain amplifiers
- DAC buffer
- Instrumentation amplifiers
- Active filters

## DESCRIPTION

The LMV841/LMV842/LMV844 are low-voltage and low-power operational amplifiers that operate with supply voltages ranging from 2.7V to 12V and have rail-to-rail input and output capability. Their low offset voltage, low supply current, and MOS inputs make them ideal for sensor interface and battery-powered applications.

The single LMV841 is offered in the space-saving 5-Pin SC70 package, the dual LMV842 in the 8-Pin VSSOP and 8-Pin SOIC packages, and the quad LMV844 in the 14-Pin TSSOP and 14-Pin SOIC packages. These small packages are ideal solutions for area-constrained PC boards and portable electronics.


The LMV841Q, LMV842Q, and LMV844Q incorporate enhanced manufacturing and support processes for the automotive market , including defect detection methodologies.

Reliability qualification is compliant with the requirements and temperature grades defined in the AEC-Q100 standard.


## LMV841, LMV842, LMV844

#### SNOSAT1G-OCTOBER 2006-REVISED FEBRUARY 2013

#### **Typical Applications**



Active Band-Pass Filter



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings (1)(2)

ESD Tolerance <sup>(3)</sup>	
Human Body Model	2 kV
Machine Model	200V
V <sub>IN</sub> Differential	±300 mV
Supply Voltage $(V^+ - V^-)$	13.2V
Voltage at Input/Output Pins	V <sup>+</sup> +0.3V, V <sup>−</sup> −0.3V
Input Current	10 mA
Storage Temperature Range	−65°C to +150°C
Junction Temperature <sup>(4)</sup>	+150°C
Soldering Information	
Infrared or Convection (20 sec)	235°C
Wave Soldering Lead Temp. (10 sec)	260°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office / Distributors for availability and specifications.

(3)

Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC). The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board. (4)

#### **Operating Ratings** <sup>(1)</sup>

Temperature Range <sup>(2)</sup>	-40°C to +125°C
Supply Voltage $(V^+ - V^-)$	2.7V to 12V
Package Thermal Resistance [θ <sub>JA</sub> <sup>(2)</sup> ]	
5-Pin SC70	334 °C/W
8-Pin VSSOP	205 °C/W
8-Pin SOIC	126 °C/W
14-Pin TSSOP	110 °C/W
14-Pin SOIC	93 °C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

(2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

#### 3.3V Electrical Characteristics <sup>(1)</sup>

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ , and  $R_L > 10M\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (2)	Тур (3)	Max (2)	Units
V <sub>OS</sub>	Input Offset Voltage			±50	±500 <b>±800</b>	μV
TCV <sub>OS</sub>	Input Offset Voltage Drift (4)			0.5	±5	µV/°C
I <sub>B</sub>	Input Bias Current			0.3	10 <b>300</b>	pА
I <sub>OS</sub>	Input Offset Current			40		fA
CMDD	Common Mode Rejection Ratio LMV841	$0V \le V_{CM} \le 3.3V$	84 <b>80</b>	112		dB
CMRR	Common Mode Rejection Ratio LMV842 and LMV844	$0V \le V_{CM} \le 3.3V$	77 <b>75</b>	106		dB
PSRR	Power Supply Rejection Ratio	$2.7V \le V^+ \le 12V, V_0 = V^+/2$	86 <b>82</b>	108		dB
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50 dB	-0.1		3.4	V
٨		$ \begin{array}{l} R_L = 2 \ k\Omega \\ V_O = 0.3 V \ \text{to} \ 3.0 V \end{array} $	100 <b>96</b>	123		dB
A <sub>VOL</sub>	Large Signal Voltage Gain		100 <b>96</b>	131		dB
	Output Swing High,	$R_L = 2 k\Omega$ to V <sup>+</sup> /2		52	80 <b>120</b>	mV
(	(measured from $V^+$ )	$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		28	50 <b>70</b>	mV
	Output Swing Low,	$R_L = 2 k\Omega$ to V <sup>+</sup> /2		65	100 <b>120</b>	mV
	(measured from V <sup>-</sup> )	$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		33	65 <b>75</b>	mV

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality control (SQC) method.

- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.
- (4) This parameter is guaranteed by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.

### 3.3V Electrical Characteristics <sup>(1)</sup> (continued)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ , and  $R_L > 10M\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (2)	Тур (3)	Max (2)	Units
I <sub>O</sub> Output Short Circui	Output Short Circuit Current	Sourcing $V_0 = V^+/2$ $V_{IN} = 100 \text{ mV}$	20 <b>15</b>	32		mA
	(6) (7)	Sinking $V_0 = V^+/2$ $V_{IN} = -100 \text{ mV}$	20 <b>15</b>	27		mA
I <sub>S</sub>	Supply Current	Per Channel		0.93	1.5 <b>2</b>	mA
SR	Slew Rate <sup>(8)</sup>	A <sub>V</sub> = +1, V <sub>O</sub> = 2.3 V <sub>PP</sub> 10% to 90%		2.5		V/µs
GBW	Gain Bandwidth Product			4.5		MHz
Φ <sub>m</sub>	Phase Margin			67		Deg
e <sub>n</sub>	Input-Referred Voltage Noise	f = 1 kHz		20		nV/√Hz
R <sub>OUT</sub>	Open Loop Output Impedance	f = 3 MHz		70		Ω
THD+N	Total Harmonic Distortion + Noise	$f = 1 \text{ kHz}$ , $A_V = 1$ $R_L = 10 \text{ k}\Omega$		0.005		%
C <sub>IN</sub>	Input Capacitance			7		pF

(6) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

(7) Short circuit test is a momentary test.

(8) Number specified is the slower of positive and negative slew rates.

## 5V Electrical Characteristics <sup>(1)</sup>

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ , and  $R_L > 10M\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (2)	Тур (3)	Max (2)	Units
V <sub>OS</sub>	Input Offset Voltage			±50	±500 <b>±800</b>	μV
TCV <sub>OS</sub>	Input Offset Voltage Drift (4)			0.35	±5	µV/°C
IB	Input Bias Current			0.3	10 <b>300</b>	pА
I <sub>OS</sub>	Input Offset Current			40		fA
CMDD	Common Mode Rejection Ratio LMV841	$0V \le V_{CM} \le 5V$	86 <b>80</b>	112		dB
CMRR	Common Mode Rejection Ratio LMV842 and LMV844	$0V \le V_{CM} \le 5V$	81 <b>79</b>	106		dB
PSRR	Power Supply Rejection Ratio	$2.7V \le V^+ \le 12V, V_0 = V^+/2$	86 <b>82</b>	108		dB
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50 dB	-0.2		5.2	V
A <sub>VOL</sub> I		$\begin{array}{l} R_{L} = 2 \ k\Omega \\ V_{O} = 0.3 V \ to \ 4.7 V \end{array}$	100 <b>96</b>	125		dB
	Large Signal Voltage Gain	$R_L = 10 \text{ k}\Omega$ V <sub>O</sub> = 0.2V to 4.8V	100 <b>96</b>	133		dB

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

- (4) This parameter is guaranteed by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.

### 5V Electrical Characteristics <sup>(1)</sup> (continued)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ , and  $R_L > 10M\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (2)	Тур (3)	Max (2)	Units
	Output Swing High,	$R_L = 2 k\Omega$ to V <sup>+</sup> /2		68	100 <b>120</b>	mV
V	(measured from V <sup>+</sup> )	$R_L = 10 \text{ k}\Omega$ to V <sup>+</sup> /2		32	50 <b>70</b>	mV
Vo	Output Swing Low,	$R_L = 2 k\Omega$ to V <sup>+</sup> /2		78	120 <b>140</b>	mV
(measured from V <sup>-</sup> )	(measured from V <sup>-</sup> )	$R_L = 10 \text{ k}\Omega$ to V <sup>+</sup> /2		38	70 <b>80</b>	mV
	Output Short Circuit Current	Sourcing $V_O = V^+/2$ $V_{IN} = 100 \text{ mV}$	20 <b>15</b>	33		mA
Io	6) (7)	Sinking $V_O = V^+/2$ $V_{IN} = -100 \text{ mV}$	20 <b>15</b>	28		mA
I <sub>S</sub>	Supply Current	Per Channel		0.96	1.5 <b>2</b>	mA
SR	Slew Rate <sup>(8)</sup>	$A_V = +1, V_O = 4 V_{PP}$ 10% to 90%		2.5		V/µs
GBW	Gain Bandwidth Product			4.5		MHz
Φ <sub>m</sub>	Phase Margin			67		Deg
en	Input-Referred Voltage Noise	f = 1 kHz		20		nV/√Hz
R <sub>OUT</sub>	Open Loop Output Impedance	f = 3 MHz		70		Ω
THD+N	Total Harmonic Distortion + Noise	$      f = 1 \ kHz \ , \ A_V = 1 \\ R_L = 10 \ k\Omega $		0.003		%
C <sub>IN</sub>	Input Capacitance			6		pF

(6) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

(7) Short circuit test is a momentary test.

(8) Number specified is the slower of positive and negative slew rates.

### ±5V Electrical Characteristics <sup>(1)</sup>

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = -5V$ ,  $V_{CM} = 0V$ , and  $R_L > 10M\Omega$  to  $V_{CM}$ . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (2)	Тур (3)	Max (2)	Units
V <sub>OS</sub>	Input Offset Voltage			±50	±500 <b>±800</b>	μV
TCV <sub>OS</sub>	Input Offset Voltage Drift <sup>(4)</sup>			0.25	±5	µV/°C
I <sub>B</sub>	Input Bias Current			0.3	10 <b>300</b>	pА
I <sub>OS</sub>	Input Offset Current			40		fA
CMPD	Common Mode Rejection Ratio	$-5V \le V_{CM} \le 5V$	86 <b>80</b>	112		dB
CMRR	Common Mode Rejection Ratio LMV842 and LMV844	$-5V \le V_{CM} \le 5V$	86 <b>80</b>	106		dB

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

- (4) This parameter is guaranteed by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.

## ±5V Electrical Characteristics <sup>(1)</sup> (continued)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = -5V$ ,  $V_{CM} = 0V$ , and  $R_L > 10M\Omega$  to  $V_{CM}$ . Boldface limits apply at the temperature extremes.


Symbol	Parameter	Conditions	Min (2)	<b>Тур</b> (3)	Max (2)	Units
PSRR	Power Supply Rejection Ratio	$2.7V \le V^+ \le 12V, V_0 = 0V$	86 <b>82</b>	108		dB
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50 dB	-5.2		5.2	V
^		$\begin{array}{l} R_{L} = 2k\Omega \\ V_{O} = -4.7V \text{ to } 4.7V \end{array}$	100 <b>96</b>	126		dB
A <sub>VOL</sub>	Large Signal Voltage Gain		100 <b>96</b>	136		dB
	Output Swing High,	$R_L = 2k\Omega$ to 0V		95	130 <b>155</b>	mV
	(measured from V <sup>+</sup> )	$R_L = 10k\Omega$ to 0V		44	75 <b>95</b>	mV
Vo	Output Swing Low, (measured from V <sup>−</sup> )	$R_L = 2k\Omega$ to 0V		105	160 <b>200</b>	mV
		$R_L = 10k\Omega$ to 0V		52	80 <b>100</b>	mV
	Output Short Circuit Current	Sourcing $V_0 = 0V$ $V_{IN} = 100 \text{ mV}$	20 <b>15</b>	37		mA
lo	(6) (7)	Sinking $V_0 = 0V$ $V_{IN} = -100 \text{ mV}$	20 <b>15</b>	29		mA
I <sub>S</sub>	Supply Current	Per Channel		1.03	1.7 <b>2</b>	mA
SR	Slew Rate <sup>(8)</sup>	A <sub>V</sub> = +1, V <sub>O</sub> = 9V <sub>PP</sub> 10% to 90%		2.5		V/µs
GBW	Gain Bandwidth Product			4.5		MHz
Φ <sub>m</sub>	Phase Margin			67		Deg
e <sub>n</sub>	Input-Referred Voltage Noise	f = 1kHz		20		nV/√Hz
R <sub>OUT</sub>	Open Loop Output Impedance	f = 3MHz		70		Ω
THD+N	Total Harmonic Distortion + Noise	$      f = 1 kHz \ , \ A_V = 1 \\ R_L = 10 k\Omega $		0.006		%
C <sub>IN</sub>	Input Capacitance			3		pF

The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board. Short circuit test is a momentary test. (6)

(7)

(8) Number specified is the slower of positive and negative slew rates.

## **CONNECTION DIAGRAMS**








Figure 2. 8-Pin SOIC and VSSOP Top View






Figure 3. 14-Pin SOIC and TSSOP Top View





At  $T_A = 25^{\circ}$ C,  $R_L = 10$ k $\Omega$ ,  $V_S = 5$ V. Unless otherwise specified.












Figure 6.






















**Open Loop Frequency Response Over Load Conditions** 







100

1k

10k

FREQUENCY (Hz) Figure 26.


100k

1M

## **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

400 ns/DIV

Figure 27.



#### Figure 28.






Figure 30.

Small Signal Step Response with Gain = 1

**TYPICAL PERFORMANCE CHARACTERISTICS (continued)** 






Figure 29.

Slew Rate vs Supply Voltage 3.0 FALLING EDGE 2.5 SLEWRATE (V/µs) 2.0 RISING EDGE  $A_V = +1$ 1.5 VIN = 2 VPP  $R_L = 10 \ k\Omega$ 1.0 C<sub>L</sub> = 20 pF 2 4 6 8 10 12 SUPPLY VOLTAGE (V)


Figure 31.














### **APPLICATION INFORMATION**

### INTRODUCTION

The LMV841/LMV842/LMV844 are operational amplifiers with near-precision specifications: low noise, low temperature drift, low offset, and rail-to-rail input and output. Possible application areas include instrumentation, medical, test equipment, audio, and automotive applications.

Its low supply current of 1mA per amplifier, temperature range of -40°C to 125°C, 12V supply with CMOS input, and the small SC70 package for the LMV841 make the LMV841/LMV842/LMV844 a unique op amp family and a perfect choice for portable electronics.

### INPUT PROTECTION

The LMV841/LMV842/LMV844 have a set of anti-parallel diodes  $D_1$  and  $D_2$  between the input pins, as shown in Figure 37. These diodes are present to protect the input stage of the amplifier. At the same time, they limit the amount of differential input voltage that is allowed on the input pins.

A differential signal larger than one diode voltage drop can damage the diodes. The differential signal between the inputs needs to be limited to  $\pm 300$  mV or the input current needs to be limited to  $\pm 10$  mA.

Note that when the op amp is slewing, a differential input voltage exists that forward biases the protection diodes. This may result in current being drawn from the signal source. While this current is already limited by the internal resistors  $R_1$  and  $R_2$  (both 130 $\Omega$ ), a resistor of 1k $\Omega$  can be placed in the feedback path, or a 500 $\Omega$  resistor can be placed in series with the input signal for further limitation.




Figure 37. Protection Diodes between the Input Pins

### **INPUT STAGE**

The input stage of this amplifier consists of both a PMOS and an NMOS input pair to achieve a rail-to-rail input range. For input voltages close to the negative rail, only the PMOS pair is active. Close to the positive rail, only the NMOS pair is active. In a transition region that extends from approximately 2V below V<sup>+</sup> to 1V below V<sup>+</sup>, both pairs are active, and one pair gradually takes over from the other. In this transition region, the input-referred offset voltage changes from the offset voltage associated with the PMOS pair to that of the NMOS pair. The input pairs are trimmed independently to guarantee an input offset voltage of less then 0.5 mV at room temperature over the complete rail-to-rail input range. This also significantly improves the CMRR of the amplifier in the transition region. Note that the CMRR and PSRR limits in the tables are large-signal numbers that express the maximum variation of the amplifier's input offset over the full common-mode voltage and supply voltage range, respectively. When the amplifier's common-mode input voltage is within the transition region, the small signal CMRR and PSRR may be slightly lower than the large signal limits.

### CAPACITIVE LOAD

The LMV841/LMV842/LMV844 can be connected as non-inverting unity gain amplifiers. This configuration is the most sensitive to capacitive loading. The combination of a capacitive load placed on the output of an amplifier along with the amplifier's output impedance creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be under-damped which causes peaking in the transfer and, when there is too much peaking, the op amp might start oscillating.

The LMV841/LMV842/LMV844 can directly drive capacitive loads up to 100pF without any stability issues. In order to drive heavier capacitive loads, an isolation resistor,  $R_{ISO}$ , should be used, as shown in Figure 38. By using this isolation resistor, the capacitive load is isolated from the amplifier's output, and hence, the pole caused by  $C_L$  is no longer in the feedback loop. The larger the value of  $R_{ISO}$ , the more stable the output voltage will be. If values of  $R_{ISO}$  are sufficiently large, the feedback loop will be stable, independent of the value of  $C_L$ . However, larger values of  $R_{ISO}$  result in reduced output swing and reduced output current drive.




Figure 38. Isolating Capacitive Load

### DECOUPLING AND LAYOUT

For decoupling the supply lines it is suggested that 10nF capacitors be placed as close as possible to the op amp.

For single supply, place a capacitor between  $V^+$  and  $V^-$ . For dual supplies, place one capacitor between  $V^+$  and the board ground, and the second capacitor between ground and  $V^-$ .

### **OP AMP CIRCUIT NOISE**

The LMV841/LMV842/LMV844 have good noise specifications, and will frequently be used in low-noise applications. Therefore it is important to determine the noise of the total circuit. Besides the input referred noise of the op amp, the feedback resistors may have an important contribution to the total noise.

For applications with a voltage input configuration it is, in general, beneficial to keep the resistor values low. In these configurations high resistor values mean high noise levels. However, using low resistor values will increase the power consumption of the application. This is not always acceptable for portable applications, so there is a trade-off between noise level and power consumption.

Besides the noise contribution of the signal source, three types of noise need to be taken into account for calculating the noise performance of an op amp circuit:

- · Input referred voltage noise of the op amp
- · Input referred current noise of the op amp
- Noise sources of the resistors in the feedback network, configuring the op amp

To calculate the noise voltage at the output of the op amp, the first step is to determine a total equivalent noise source. This requires the transformation of all noise sources to the same reference node. A convenient choice for this node is the input of the op amp circuit. The next step is to add all the noise sources. The final step is to multiply the total equivalent input voltage noise with the gain of the op amp configuration.

## LMV841, LMV842, LMV844

(3)

#### SNOSAT1G-OCTOBER 2006-REVISED FEBRUARY 2013

The input referred voltage noise of the op amp is already located at the input, we can use the input referred voltage noise without further transferring. The input referred current noise needs to be converted to an input referred voltage noise. The current noise is negligibly small, as long as the equivalent resistance is not unrealistically large, so we can leave the current noise out for these examples. That leaves us with the noise sources of the resistors, being the thermal noise voltage. The influence of the resistors on the total noise can be seen in the following examples, one with high resistor values and one with low resistor values. Both examples describe an op amp configuration with a gain of 101 which will give the circuit a bandwidth of 44.5kHz. The op amp noise is the same for both cases, i.e. an input referred noise voltage of 20nV//Hz and a negligibly small input referred noise current.




Figure 39. Noise Circuit

To calculate the noise of the resistors in the feedback network, the equivalent input referred noise resistance is needed. For the example in Figure 39, this equivalent resistance  $R_{eq}$  can be calculated using the following equation:

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G}$$
(1)

The voltage noise of the equivalent resistance can be calculated using the following equation:

$$e_{nr} = \sqrt{4kTR_{eq}}$$
(2)

where:

enr = thermal noise voltage of the equivalent resistor

k = Boltzmann constant (1.38 x  $10^{-23}$  J/K)

T = absolute temperature (K)

 $R_{eq}$  = resistance ( $\Omega$ )

The total equivalent input voltage noise is given by the equation:

$$e_{n in} = \sqrt{e_{nv}^2 + e_{nr}^2}$$

where:

en in = total input equivalent voltage noise of the circuit

env = input voltage noise of the op amp

The final step is multiplying the total input voltage noise by the noise gain, which is in this case the gain of the op amp configuration:

$$e_{n out} = e_{n in} \times A_{noise}$$
(4)

## LMV841, LMV842, LMV844

#### SNOSAT1G-OCTOBER 2006-REVISED FEBRUARY 2013

The equivalent resistance for the first example with a resistor  $R_F$  of 10M $\Omega$  and a resistor  $R_G$  of 100k $\Omega$  at 25°C (298 K) equals:

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} = \frac{10 \text{ M}\Omega \times 100 \text{ k}\Omega}{10 \text{ M}\Omega + 100 \text{ k}\Omega} = 99 \text{ k}\Omega$$
(5)

Now the noise of the resistors can be calculated, yielding:

$$e_{nr} = \sqrt{4kTR_{eq}}$$
  
=  $\sqrt{4 \times 1.38 \times 10^{-23}} \text{ J/K} \times 298\text{K} \times 99 \text{ k}\Omega$   
= 40 nV/ $\sqrt{\text{Hz}}$  (6)

The total noise at the input of the op amp is:

$$e_{n in} = \sqrt{e_{nv}^{2} + e_{nr}^{2}}$$
$$= \sqrt{\left(20 \text{ nV}/\sqrt{\text{Hz}}\right)^{2} + \left(40 \text{ nV}/\sqrt{\text{Hz}}\right)^{2}} = 45 \text{ nV}/\sqrt{\text{Hz}}$$
(7)

For the first example, this input noise will, multiplied with the noise gain, give a total output noise of:

$$e_{n out} = e_{n in} \times A_{noise}$$

$$= 45 \text{ nV}/\sqrt{\text{Hz}} \times 101 = 4.5 \,\mu\text{V}/\sqrt{\text{Hz}}$$
(8)

In the second example, with a resistor  $R_F$  of  $10k\Omega$  and a resistor  $R_G$  of  $100\Omega$  at 25°C (298K), the equivalent resistance equals:

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} = \frac{10 \text{ k}\Omega \times 100\Omega}{10 \text{ k}\Omega + 100\Omega} = 99\Omega$$
(9)

The resistor noise for the second example is:

$$e_{nr} = \sqrt{4kTR_{eq}}$$
  
=  $\sqrt{4 \times 1.38 \times 10^{-23}} \text{ J/K} \times 298\text{K} \times 99\Omega$   
= 1 nV/ $\sqrt{\text{Hz}}$  (10)

The total noise at the input of the op amp is:

$$e_{n in} = \sqrt{e_{nv}^{2} + e_{nr}^{2}}$$

$$= \sqrt{(20 \text{ nV}/\sqrt{\text{Hz}})^{2} + (1 \text{ nV}/\sqrt{\text{Hz}})^{2}}$$

$$= 20 \text{ nV}/\sqrt{\text{Hz}}$$
(11)

For the second example the input noise will, multiplied with the noise gain, give an output noise of

$$e_{n \text{ out}} = e_{n \text{ in}} \times A_{noise}$$
$$= 20 \text{ nV}/\sqrt{\text{Hz}} \times 101 = 2 \mu \text{V}/\sqrt{\text{Hz}}$$
(12)

In the first example the noise is dominated by the resistor noise due to the very high resistor values, in the second example the very low resistor values add only a negligible contribution to the noise and now the dominating factor is the op amp itself. When selecting the resistor values, it is important to choose values that don't add extra noise to the application. Choosing values above  $100k\Omega$  may increase the noise too much. Low values will keep the noise within acceptable levels; choosing very low values however, will not make the noise even lower, but will increase the current of the circuit.

### ACTIVE FILTER

The rail-to-rail input and output of the LMV841/LMV842/LMV844 and the wide supply voltage range make these amplifiers ideal to use in numerous applications. One of the typical applications is an active filter as shown in Figure 40. This example is a band-pass filter, for which the pass band is widened. This is achieved by cascading two band-pass filters, with slightly different center frequencies.




Figure 40. Active Filter

The center frequency of the separate band-pass filters can be calculated by:

$$f_{mid} = \frac{1}{2\pi C} \sqrt{\frac{R_1 + R_3}{R_1 R_2 R_3}}$$
(13)

In this example a filter was designed with its pass band at 10kHz. The two separate band-pass filters are designed to have a center frequency of approximately 10% from the frequency of the total filter:

$$C = 33nFR1 = 2K\Omega R2 = 6.2K\Omega R3 = 45\Omega$$
 (14)

This will give for filter A:

$$f_{mid} = \frac{1}{\pi x \, 33 \, \text{nF}} \sqrt{\frac{2 \, \text{k}\Omega + 6.2 \, \text{k}\Omega}{2 \, \text{k}\Omega \, x \, 6.2 \, \text{k}\Omega \, x \, 45\Omega}} = 9.2 \, \text{kHz}$$
(15)

and for filter B with C = 27nF:

$$f_{mid} = \frac{1}{\pi \times 27 \text{ nF}} \sqrt{\frac{2 \text{ k}\Omega + 6.2 \text{ k}\Omega}{2 \text{ k}\Omega \times 6.2 \text{ k}\Omega \times 45\Omega}} = 11.2 \text{ kHz}$$
(16)

Bandwidth can be calculated by:

$$\mathsf{B} = \frac{1}{\pi \mathsf{R}_2 \mathsf{C}} \tag{17}$$

For filter A this will give:

 $B = \frac{1}{\pi x \ 6.2 \ k\Omega x \ 33 \ nF} = 1.6 \ kHz$ (18)


and for filter B:

$$B = \frac{1}{\pi x \ 6.2 \ k\Omega x \ 27 \ nF} = 1.9 \ kHz$$
(19)

The response of the two filters and the combined filter is shown in Figure 41.

## LMV841, LMV842, LMV844

SNOSAT1G-OCTOBER 2006-REVISED FEBRUARY 2013



 $V_{OUT} = R_F/R_G * V_{SENSE}$ 

(20)

to calculate the gain needed. For a load current of 2A and an output voltage of 5V the gain would be V<sub>OUT</sub> / V<sub>SENSE</sub> = 25.

If the feedback resistor,  $R_F$ , is  $100k\Omega$ , then the value for  $R_G$  will be  $4k\Omega$ . The tolerance of the resistors has to be low to obtain a good common-mode rejection.




Figure 42. High-Side Current Sensing

(22)

(23)

#### SNOSAT1G-OCTOBER 2006-REVISED FEBRUARY 2013

#### HIGH IMPEDANCE SENSOR INTERFACE

With CMOS inputs, the LMV841/LMV842/LMV844 are particularly suited to be used as high impedance sensor interfaces.

Many sensors have high source impedances that may range up to  $10M\Omega$ . The input bias current of an amplifier will load the output of the sensor, and thus cause a voltage drop across the source resistance, as shown in Figure 43. When an op amp is selected with a relatively high input bias current, this error may be unacceptable.

The low input current of the LMV841/LMV842/LMV844 significantly reduces such errors. The following examples show the difference between a standard op amp input and the CMOS input of the LMV841/LMV842/LMV844.

The voltage at the input of the op amp can be calculated with

$$V_{IN+} = V_S - I_B * R_S$$
<sup>(21)</sup>

For a standard op amp the input bias Ib can be 10nA. When the sensor generates a signal of 1V (V<sub>S</sub>) and the sensors impedance is  $10M\Omega$  (R<sub>S</sub>), the signal at the op amp input will be

$$V_{\rm IN} = 1V - 10nA * 10M\Omega = 1V - 0.1V = 0.9V$$

For the CMOS input of the LMV841/LMV842/LMV844, which has an input bias current of only 0.3pA, this would give

$$V_{IN} = 1V - 0.3pA * 10M\Omega = 1V - 3\mu V = 0.999997V$$

The conclusion is that a standard op amp, with its high input bias current input, is not a good choice for use in impedance sensor applications. The LMV841/LMV842/LMV844, in contrast, are much more suitable due to the low input bias current. The error is negligibly small; therefore, the LMV841/LMV842/LMV844 are a must for use with high impedance sensors.

Figure 43. High Impedance Sensor Interface

#### THERMOCOUPLE AMPLIFIER

The following is a typical example for a thermocouple amplifier application using an LMV841, LMV842, or LMV844. A thermocouple senses a temperature and converts it into a voltage. This signal is then amplified by the LMV841, LMV842, or LMV844. An ADC can then convert the amplified signal to a digital signal. For further processing the digital signal can be processed by a microprocessor, and can be used to display or log the temperature, or the temperature data can be used in a fabrication process.


#### Characteristics of a Thermocouple

A thermocouple is a junction of two different metals. These metals produce a small voltage that increases with temperature.

The thermocouple used in this application is a K-type thermocouple. A K-type thermocouple is a junction between Nickel-Chromium and Nickel-Aluminum. This is one of the most commonly used thermocouples. There are several reasons for using the K-type thermocouple. These include temperature range, the linearity, the sensitivity, and the cost.

A K-type thermocouple has a wide temperature range. The range of this thermocouple is from approximately -200°C to approximately 1200°C, as can be seen in Figure 44. This covers the generally used temperature ranges.

Over the main part of the range the behavior is linear. This is important for converting the analog signal to a digital signal.



## LMV841, LMV842, LMV844

#### SNOSAT1G-OCTOBER 2006-REVISED FEBRUARY 2013

The K-type thermocouple has good sensitivity when compared to many other types; the sensitivity is 41 uV/°C. Lower sensitivity requires more gain and makes the application more sensitive to noise.

In addition, a K-type thermocouple is not expensive, many other thermocouples consist of more expensive materials or are more difficult to produce.




Figure 44. K-Type Thermocouple Response

#### **Thermocouple Example**

For this example suppose the range of interest is from 0°C to 500°C, and the resolution needed is 0.5°C. The power supply for both the LMV841, LMV842, or LMV844 and the ADC is 3.3V.

The temperature range of 0°C to 500°C results in a voltage range from 0mV to 20.6mV produced by the thermocouple. This is shown in Figure 44.

To obtain the best accuracy the full ADC range of 0 to 3.3V is used and the gain needed for this full range can be calculated as follows:

 $A_V = 3.3V / 0.0206V = 160.$ 

If  $R_G$  is  $2k\Omega$ , then the value for  $R_F$  can be calculated with this gain of 160. Since  $A_V = R_F / R_G$ ,  $R_F$  can be calculated as follows:

 $R_F = A_V * R_G = 160 \times 2k\Omega = 320k\Omega$ 

To get a resolution of 0.5°C a step smaller then the minimum resolution is needed. This means that at least 1000 steps are necessary (500°C/0.5°C). A 10-bit ADC would be sufficient as this will give 1024 steps. A 10-bit ADC such as the two channel 10-bit ADC102S021 would be a good choice.

#### **Unwanted Thermocouple Effect**

At the point where the thermocouple wires are connected to the circuit, usually copper wires or traces, an unwanted thermocouple effect will occur.

At this connection, this could be the connector on a PCB, the thermocouple wiring forms a second thermocouple with the connector. This second thermocouple disturbs the measurements from the intended thermocouple.

Using an isothermal block as a reference will compensate for this additional thermocouple effect . An isothermal block is a good heat conductor. This means that the two thermocouple connections both have the same temperature. The temperature of the isothermal block can be measured, and thereby the temperature of the thermocouple connections. This is usually called the cold junction reference temperature.

In the example, an LM35 is used to measure this temperature. This semiconductor temperature sensor can accurately measure temperatures from -55°C to 150°C.

The ADC in this example also coverts the signal from the LM35 to a digital signal. Now the microprocessor can compensate the amplified thermocouple signal, for the unwanted thermocouple effect.




Figure 45. Thermocouple Amplifier

11-Apr-2013


## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
LMV841MG/NOPB	ACTIVE	SC70	DCK	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	A97	Samples
LMV841MGX/NOPB	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	A97	Samples
LMV841QMG/NOPB	ACTIVE	SC70	DCK	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	АТА	Samples
LMV841QMGX/NOPB	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	АТА	Samples
LMV842MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		LMV84 2MA	Samples
LMV842MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		LMV84 2MA	Samples
LMV842MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AC4A	Samples
LMV842MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AC4A	Samples
LMV842QMA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV84 2QMA	Samples
LMV842QMAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV84 2QMA	Samples
LMV842QMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	ΑΑ7Α	Samples
LMV842QMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	ΑΑ7Α	Samples
LMV844MA/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844MA	Samples
LMV844MAX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844MA	Samples
LMV844MT/NOPB	ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844 MT	Samples
LMV844MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844 MT	Samples
LMV844QMA/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844 QMA	Samples

8-Apr-2013

### TAPE AND REEL INFORMATION






## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV841MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV841MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV841QMG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV841QMGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV842MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV842MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV842MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV842QMAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV842QMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV842QMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV844MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMV844MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1
LMV844QMAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

# PACKAGE MATERIALS INFORMATION


8-Apr-2013



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV841MG/NOPB	SC70	DCK	5	1000	210.0	185.0	35.0
LMV841MGX/NOPB	SC70	DCK	5	3000	210.0	185.0	35.0
LMV841QMG/NOPB	SC70	DCK	5	1000	210.0	185.0	35.0
LMV841QMGX/NOPB	SC70	DCK	5	3000	210.0	185.0	35.0
LMV842MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV842MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV842MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV842QMAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV842QMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV842QMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV844MAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV844MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0
LMV844QMAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

DCK (R-PDSO-G5)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



Α. All linear dimensions are in millimeters.


Β. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.