LPV801, LPV802

SNOSCZ3-AUGUST 2016

LPV801/LPV802 320 nA Nanopower Operational Amplifiers

1 Features

- Nanopower Supply Current: 320 nA/channel (typ)
- Offset Voltage: 3.5 mV (max)
- Good TcVos: 1.5 μV/°C (typ)
- Unity Gain-Bandwidth: 8 kHz
- Unity-Gain Stable
- Low Input Bias Current : 0.1pA (typ)
- Wide Supply Range: 1.6 V to 5.5 V
- Rail-to-Rail Output
- No Output Reversals
- EMI Protection
- Temperature Range: –40°C to 125°C
- Industry Standard Packages:
 - Single in 5-pin SOT-23
 - Dual in 8-pin VSSOP

2 Applications

- Gas Detectors such as CO and O₂
- Motion Detectors Using PIR Sensors
- Ionization Smoke Alarms
- Thermostats
- Remote Sensors, IoT
- Active RFID Readers and Tags
- Portable Medical Equipment

3 Description

The LPV801 (single) and LPV802 (dual) comprise a family of ultra-low-power operational amplifiers for "Always ON" sensing applications in wireless and low power wired equipment. With 8kHz of bandwidth from 320nA of quiescent current, the LPV80x amplifiers minimize power consumption in equipment such as CO detectors, smoke detectors and motion detecting security systems where operational battery-life is critical.

In addition to being ultra-low-power, the LPV80x amplifiers have CMOS input stages with typically femto-amp bias currents which reduces errors commonly introduced in transimpedance amplifier (TIA) configurations with megaohm feedback resistors and high source impedance sensing applications. The LPV80x amplifiers also feature a negative-rail sensing input stage and a rail-to-rail output stage that is capable of swinging within millivolts of the rails, maintaining the widest dynamic range possible. EMI protection is designed into the LPV80x in order to reduce system sensitivity to unwanted RF signals from mobile phones, WiFi, radio transmitters and tag readers.

The LPV80x amplifiers operate with a total supply voltage as low as 1.6V, ensuring continuous performance in low battery situations over the extended temperature range of -40°C to 125°C. The single and dual channel versions are available in industry standard 5-pin SOT-23 and 8-pin VSSOP packages respectively.


PRODUCT PREVIEW

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE
LPV801	SOT-23 (5)	2.90 mm x 1.60 mm
LPV802	VSSOP (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Nanopower PIR Motion Sensor Amplifier



Nanopower Electrochemical Sensor Amplifier




Table of Contents


1	Fea	tures	1
2	Арр	lications	1
3	Des	cription	1
4		ision History	
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	. 4
	6.2	ESD Ratings	. 4
	6.3	Recommended Operating Conditions	. 4
	6.4	Thermal Information	
	6.5	Electrical Characteristics	
	6.6	Typical Characteristics	. 6
7	Deta	ailed Description	13
	7.1	Overview	13
	7.2	Functional Block Diagram	13
	7.3	Feature Description	13
	7.4	Device Functional Modes	13


8	Appl	lication and Implementation	15
	8.1	Application Information	15
		Typical Application: Three Terminal CO Gas Senso Amplifier	
		Do's and Don'ts	
9		er Supply Recommendations	
10		out	
	10.1	Layout Guidelines	18
	10.2	Layout Example	18
11	Devi	ice and Documentation Support	19
	11.1	Device Support	19
	11.2	Receiving Notification of Documentation Updates	19
	11.3	Related Links	19
	11.4	Trademarks	19
	11.5	Electrostatic Discharge Caution	19
	11.6	Glossary	19
12	Mec	hanical, Packaging, and Orderable	
	Infor	mation	19

4 Revision History

DATE	REVISION	NOTES
June 2016	*	Initial release Product Preview

5 Pin Configuration and Functions





Pin Functions: LPV801 DBV

P	IN	1/0	DESCRIPTION	
NAME	NUMBER	I/O		
OUT	1	0	Output	
-IN	2	I	Inverting Input	
+IN	3	I	Non-Inverting Input	
V-	4	Р	Negative (lowest) power supply	
V+	5	Р	Positive (highest) power supply	

Pin Functions: LPV802 DGK

PI	IN	1/0	DESCRIPTION	
NAME	NUMBER	I/O	DESCRIPTION	
OUT A	1	0	Channel A Output	
-IN A	2	I	Channel A Inverting Input	
+IN A	3	I	Channel A Non-Inverting Input	
V-	4	Р	Negative (lowest) power supply	
+IN B	5	I	Channel B Non-Inverting Input	
-IN B	6	I	Channel B Inverting Input	
OUT B	7	0	Channel B Output	
V+	8	Р	Positive (highest) power supply	

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			MIN	MAX	UNIT
Supply voltage	e, V _s = (V+) - (V-)		-0.3	6	V
Innut ning	Voltage ^{(2) (3)}	Common mode	(V-) - 0.3	(V+) + 0.3	V
Input pins		Differential	(V-) - 0.3	(V+) + 0.3	V
Input pins	Current		-10	10	mA
Output short current ⁽⁴⁾			Continuous	Continuous	
Operating tem	perature		-40	125	°C
Storage tempe	erature, T _{stg}		-65	150	°C
Junction tempe	erature			150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Not to exceed -0.3V or +6.0V on ANY pin, referred to V-

(3) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current-limited to 10 mA or less.

(4) Short-circuit to Vs/2, one amplifer per package. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	V

 JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with

less than 250-V CDM is possible with the necessary precautions. Pins listed as ±750 V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage (V+ – V–)	1.6	5.5	V
Specified temperature	-40	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	LPV801 DBV 5 PINS	LPV802 DGK 8 PINS	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	177.4	184.2	
θ_{JCtop}	Junction-to-case (top) thermal resistance	133.9	75.3	
θ_{JB}	Junction-to-board thermal resistance	36.3	105.5	°C/W
ΨJT	Junction-to-top characterization parameter	23.6	13.5	
ΨJB	Junction-to-board characterization parameter	35.7	103.9	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_S = 1.8V$ to 5 V, $V_{CM} = V_{OUT} = V_S/2$, and $R_L \ge 10 \text{ M}\Omega$ to $V_S / 2$, unless otherwise noted.⁽¹⁾


	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT	
OFFSET	VOLTAGE		· ·					
V _{OS}	Input offset voltage	V_{S} = 1.8V, 3.3V, and 5V, V_{CM} = V-			0.55	±3.5	mV	
♥ OS	input onset voltage	V_S = 1.8V, 3.3V, and 5V, V_{CM} = (V+) $-$ 0.9 V			0.55	±3.5		
$\Delta V_{OS} / \Delta T$	Input offset drift	V _{CM} = V-	$T_A = -40^{\circ}C$ to $125^{\circ}C$		1.5		µV/°C	
PSRR	Power-supply rejection ratio	$V_{S} = 1.8V$ to 5V, $V_{CM} = V$ -			1.6	60	μV/V	
INPUT VO	DLTAGE RANGE							
V _{CM}	Common-mode voltage range	V _S = 5 V		0		4.1	V	
CMRR	Common-mode rejection ratio	$(V-) \le V_{CM} \le (V+) - 0.9 \text{ V}, \text{ V}_{S} = 5 \text{ V}$	/	80	98		dB	
INPUT BI	AS CURRENT							
I _B	Input bias current	V _S = 1.8V			100		11	
l _{os}	Input offset current	V _S = 1.8V			100		fA	
INPUT IM	PEDANCE	,	ł _			Į		
	Differential				8		-	
	Common mode				3.8		pF	
NOISE								
En	Input voltage noise	f = 0.1 Hz to 10 Hz			25		µVp-p	
e _n	Input voltage noise	f = 100 Hz			340			
	density	f = 1 kHz			420		nV/√H	
OPEN-LO	OOP GAIN							
A _{OL}	Open-loop voltage gain	$(V-) + 0.3 V \le V_0 \le (V+) - 0.3 V,$	R _L = 100 kΩ		135		dB	
OUTPUT			· ·					
V _{OH}	Voltage output swing from positive rail	$V_{\rm S}$ = 1.8V, $R_{\rm L}$ = 100 k Ω to V ⁺ /2		10	6		m)/	
V _{OL}	Voltage output swing from negative rail	V_{S} = 1.8V, R_{L} = 100 k Ω to V ⁺ /2			4	10	mV	
I _{SC}	Short-circuit current	Short to V _S /2			4.7		mA	
Z _O	Open loop output impedance	$f = 1$ KHz, $I_0 = 0$ A			94.5		kΩ	
FREQUE	NCY RESPONSE							
GBP	Gain-bandwidth product	C_L = 20 pF, R_L = 10 M Ω , V_S = 5V			8		kHz	
SR	Slew rate (10% to 90%)	G = 1, Rising Edge, C_L = 20 pF, V			1.8		V/ms	
SK	Siew fale (10 % to 90 %)	G = 1, Falling Edge, $C_L = 20 \text{ pF}$, V	/ _S = 5V		1.7		v/115	
POWER SUPPLY								
I _{Q-LPV801}	Quiescent Current, Per Channel	$V_{CM} = V_{-}, I_{O} = 0, V_{S} = 3.3 V$			450	550	nA	
I _{Q-LPV802}	Quiescent Current, Per Channel	$V_{CM} = V$ -, $I_{O} = 0$, $V_{S} = 3.3 V$			320	415	nA	


(1) LPV801 Specifications are Preliminary until released.

SNOSCZ3-AUGUST 2016


6.6 Typical Characteristics


at T_A = 25°C, V_S = 5V, R_L = 10M Ω to V_S/2 ,C_L = 20pF, V_{CM} = V_S / 2V unless otherwise specified.






PRODUCT PREVIEW







PRODUCT PREVIEW



at $T_A = 25^{\circ}$ C, $V_S = 5$ V, $R_L = 10M\Omega$ to $V_S/2$, $C_L = 20$ pF, $V_{CM} = V_S / 2$ V unless otherwise specified.





PRODUCT PREVIEW


7 Detailed Description

7.1 Overview

The LPV80x is unity-gain stable and can operate on a single supply, making it highly versatile and easy to use.

Parameters that vary significantly with operating voltages or temperature are shown in the *Typical Characteristics* curves.

7.2 Functional Block Diagram



7.3 Feature Description

The amplifier's differential inputs consist of a non-inverting input (+IN) and an inverting input (–IN). The amplifier amplifies only the difference in voltage between the two inputs, which is called the differential input voltage. The output voltage of the op-amp V_{OUT} is given by Equation 1:

$$V_{OUT} = A_{OL} \left(IN^+ - IN^- \right)$$

where

• A_{OL} is the open-loop gain of the amplifier, typically around 100 dB (100,000x, or 100,000 Volts per microvolt).

7.4 Device Functional Modes

7.4.1 Negative-Rail Sensing Input

The input common-mode voltage range of the LPV80x extends from (V-) to (V+) - 0.9 V. In this range, low offset can be expected with a minimum of 80dB CMRR. Operation of the LPV80x beyond (V+) - 0.9V is possible, however, the offset voltage is not specified. Because of this, the LPV80x is protected from output "inversions" or "reversals" as long as the input common mode voltage range stays within the input pin Absolute Maximum Ratings range.

7.4.2 Rail to Rail Output Stage

The LPV80x output voltage swings 3 mV from rails at 3.3 V supply, which provides the maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

The LPV80x Maximum Output Voltage Swing graph defines the maximum swing possible under a particular output load.

7.4.3 Design Optimization for Nanopower Operation

When designing for ultralow power, choose system feedback components carefully. To minimize quiecent current consumption, select large-value feedback resistors. Any large resistors will react with stray capacitance in the circuit and the input capacitance of the operational amplifier. These parasitic RC combinations can affect the stability of the overall system. A feedback capacitor may be required to assure stability and limit overshoot or gain peaking.

When possible, use AC coupling and AC feedback to reduce static current draw through the feedback elements. Use film or ceramic capacitors since large electolytics may have large static leakage currents in the nanoamps.

(1)

Device Functional Modes (continued)

7.4.4 Driving Capacitive Load

The LPV80x is internally compensated for stable unity gain operation, with a 8 kHz typical gain bandwidth. However, the unity gain follower is the most sensitive configuration to capacitive load. The combination of a capacitive load placed directly on the output of an amplifier along with the amplifier's output impedance creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be under damped which causes peaking in the transfer and, when there is too much peaking, the op amp might start oscillating.

In order to drive heavy (>50pF) capacitive loads, an isolation resistor, R_{ISO} , should be used, as shown in Figure 43. By using this isolation resistor, the capacitive load is isolated from the amplifier's output. The larger the value of R_{ISO} , the more stable the amplifier will be. If the value of R_{ISO} is sufficiently large, the feedback loop will be stable, independent of the value of C_L . However, larger values of R_{ISO} result in reduced output swing and reduced output current drive. The recommended value for R_{ISO} is 30-50k Ω .




Figure 43. Resistive Isolation Of Capacitive Load

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LPV80x is a ultra-low power operational amplifier that provides 8 kHz bandwidth with only 320nA typical quiescent current, and near precision drift specifications at a low cost. These rail-to-rail input and output amplifiers are specifically designed for battery-powered applications. The input common-mode voltage range extends to the negative supply rail and the output swings to within millivolts of the rails, maintaining a wide dynamic range.

8.2 Typical Application: Three Terminal CO Gas Sensor Amplifier




Figure 44. Three Terminal Gas Sensor Amplifer Schematic

8.2.1 Design Requirements

Figure 44 shows a simple micropower potentiostat circuit for use with three terminal unbiased CO sensors, though it is applicable to many other type three terminal gas sensors or electrochemical cells.

The basic sensor has three electrodes; The Sense or Working Electrode ("WE"), Counter Electrode ("CE") and Reference Electrode ("RE"). A current flows between the CE and WE proportional to the detected concentration.

The RE monitors the potential of the internal reference point. For an unbiased sensor, the WE and RE electrodes must be maintained at the same potential by adjusting the bias on CE. Through the Potentiostat circuit formed by U1, the servo feedback action will maintain the RE pin at a potential set by V_{REF} .

R1 is to maintain stability due to the large capacitence of the sensor. C1 and R2 form the Potentiostat integrator and set the feedback time constant.

U2 forms a transimpedance amplifer ("TIA") to convert the resulting sensor current into a proportional voltage. The transimpedance gain, and resulting snesitivity, is set by R_F according to Equation 2.

$$V_{TIA} = (-I * R_F) + V_{REF}$$

 R_L is a load resistor of which the value is normally specified by the sensor manufacturer (typically 10 ohms). The potential at WE is set by the applied V_{REF.} Riso provides capacitive isolation and, combined with C2, form the output filter and ADC reservoir capacitor to drive the ADC.

(2)

Typical Application: Three Terminal CO Gas Sensor Amplifier (continued)

8.2.2 Detailed Design Procedure

For this example, we will be using a CO sensor with a sensitivity of 69nA/ppm. The supply votlage and maximum ADC input voltage is 2.5V, and the maximum concentration is 300ppm.

First the V_{REF} voltage must be determined. This voltage is a compromise between maximum headroom and resolution, as well as allowance for "footroom" for the minimum swing on the CE terminal, since the CE terminal generally goes negative in relation to the RE potential as the concentration (sensor current) increases. Bench measuements found the difference between CE and RE to be 180mV at 300ppm for this particular sensor.

To allow for negative CE swing "footroom" and voltage drop across the 10k resistor, 300mV was chosen for $V_{\text{REF}}.$

(3)

(4)

(5)

(6)

Therefore +300mV will be used as the minimum $V_{\mbox{ZERO}}$ to add some headroom.

 $V_{ZERO} = V_{REF} = +300 \text{mV}$

where

- V_{ZERO} is the zero concentration voltage
- V_{REF} is the reference voltage (300mV)

Next we calculate the maximum sensor current at highest expected concentration:

 $I_{SENSMAX} = I_{PERPPM} * ppmMAX = 69nA * 300ppm = 20.7uA$

where

- I_{SENSMAX} is the maximum expected sensor current
- I_{PERPPM} is the manufacturer specified sensor current in Amps per ppm
- ppmMAX is the maximum required ppm reading

Now find the available output swing range above the reference voltage available for the measurement:


 $V_{SWING} = V_{OUTMAX} - V_{ZERO} = 2.5V - 0.3V = 2.2V$

where

- V_{SWING} is the expected change in output voltage
- V_{OUTMAX} is the maximum amplifer output swing (usually near V+)

Now we calculate the transimpedance resistor (R_F) value using the maximum swing and the maximum sensor current:

 $R_F = V_{SWING} / I_{SENSMAX} = 2.2V / 20.7 \mu A = 106.28 k\Omega$ (we will use 110 k Ω for a common value)



Typical Application: Three Terminal CO Gas Sensor Amplifier (continued)





Figure 45 shows the resulting circuit voltages when the sensor was exposed to 200ppm step of carbon monoxide gas. V_C is the monitored CE pin voltage and clearly shows the expected CE voltage dropping below the WE voltage, V_W , as the concentration increases.

 V_{TIA} is the output of the transimpedance amplifer U2. V_{DIFF} is the calculated difference between V_{REF} and V_{TIA} , which will be used for the ppm calculation.




Figure 46 shows the calculated sensor current using the formula in Equation 7 :

 $I_{\text{SENSOR}} = V_{\text{DIFF}} \ / \ R_{\text{F}} = 1.52 \text{V} \ / \ 110 \ \text{k}\Omega = 13.8 \text{uA}$

Equation 8 shows the resulting conversion of the sensor current into ppm.

 $ppm = I_{SENSOR} / I_{PERPPM} = 13.8 \mu A / 69 nA = 200$

Total supply current for the amplifier section is less than 700 nA, minus sensor current. Note that the sensor current is sourced from the amplifier output, which in turn comes from the amplifier supply voltage. Therefore, any continuous sensor current must also be included in supply current budget calculations.

(7)

(8)

8.3 Do's and Don'ts

Do properly bypass the power supplies.

Do add series resistance to the output when driving capacitive loads, particularly cables, Muxes and ADC inputs.

Do add series current limiting resistors and external schottky clamp diodes if input voltage is expected to exceed the supplies. Limit the current to 1mA or less (1K Ω per volt).

9 Power Supply Recommendations

The LPV80x is specified for operation from 1.6 V to 5.5 V (\pm 0.8 V to \pm 2.75 V) over a –40°C to 125°C temperature range. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

CAUTION

Supply voltages larger than 6 V can permanently damage the device.

For proper operation, the power supplies bust be properly decoupled. For decoupling the supply lines it is suggested that 100 nF capacitors be placed as close as possible to the operational amplifier power supply pins. For single supply, place a capacitor between V^+ and V^- supply leads. For dual supplies, place one capacitor between V^+ and ground, and one capacitor between V^- and ground.

Low bandwidth nanopower devices do not have good high frequency (> 1 kHz) AC PSRR rejection against highfrequency switching supplies and other 1 kHz and above noise sources, so extra supply filtering is recommended if kilohertz or above noise is expected on the power supply lines.

10 Layout

10.1 Layout Guidelines

The V+ pin should be bypassed to ground with a low ESR capacitor.

The optimum placement is closest to the V+ and ground pins.

Care should be taken to minimize the loop area formed by the bypass capacitor connection between V+ and ground.

The ground pin should be connected to the PCB ground plane at the pin of the device.

The feedback components should be placed as close to the device as possible to minimize strays.

10.2 Layout Example




Figure 48. SOT-23 Layout Example (Top View)

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

TINA-TI SPICE-Based Analog Simulation Program, http://www.ti.com/tool/tina-ti

DIP Adapter Evaluation Module, http://www.ti.com/tool/dip-adapter-evm

TI Universal Operational Amplifier Evaluation Module, http://www.ti.com/tool/opampevm

TI FilterPro Filter Design software, http://www.ti.com/tool/filterpro

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Li

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LPV801	Click here	Click here	Click here	Click here	Click here	
LPV802	Click here	Click here	Click here	Click here	Click here	

11.4 Trademarks

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM


10-Aug-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LPV801DBVR	PREVIEW	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 125		
LPV801DBVT	PREVIEW	SOT-23	DBV	5	250	TBD	Call TI	Call TI	-40 to 125		
LPV802DGKR	PREVIEW	VSSOP	DGK	8	2500	TBD	Call TI	Call TI	-40 to 125		
LPV802DGKT	PREVIEW	VSSOP	DGK	8	250	TBD	Call TI	Call TI	-40 to 125		
PLPV801DBVT	PREVIEW	SOT-23	DBV	5	250	TBD	Call TI	Call TI	-40 to 125		

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NO TES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



Α. All linear dimensions are in millimeters.

Β. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.