# MCP651/1S/2/3/4/5/9

# 50 MHz, 200 µV Op Amps with mCal

#### Features:

- · Gain-Bandwidth Product: 50 MHz
- Slew Rate: 30 V/µs
- Low Input Offset: ±200 µV (maximum)
- Low Input Bias Current: 6 pA (typical)
- Noise: 7.5 nV/√Hz, at 1 MHz
- · Ease-of-Use:
  - Unity-Gain Stable
  - Rail-to-Rail Output
  - Input Range incl. Negative Rail
  - No Phase Reversal
- Supply Voltage Range: +2.5V to +5.5V
- High Output Current: ±100 mA
- Supply Current: 6.0 mA/Ch (typical)
- Low-Power Mode: 5 µA/Ch
- Small Packages: SOT23-5, DFN
- Extended Temperature Range: -40°C to +125°C

#### **Typical Applications:**

- Driving A/D Converters
- · Fast Low-side Current Sensing
- Power Amplifier Control Loops
- · Optical Detector Amplifier
- Barcode Scanners
- Multi-Pole Active Filter
- Consumer Audio

#### **Design Aids:**


- SPICE Macro Models
- FilterLab<sup>®</sup> Software
- · Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards
   MCP651EV-VOS
- Application Notes

#### **Description:**

The Microchip Technology Inc. MCP651/1S/2/3/4/5/9 family of high bandwidth and high slew rate operational amplifiers features low offset. At power-up, these op amps are self-calibrated using mCal. Some package options also provide a Calibration/Chip Select pin (CAL/CS) that supports a Low-Power mode of operation, with offset calibration at the time normal operation is re-started. These amplifiers are optimized for high speed, low noise and distortion, single-supply operation with rail-to-rail output and an input that includes the negative rail.

This family is offered in single (MCP651 and MCP651S), single with CAL/CS pin (MCP653), dual (MCP652), dual with CAL/CS pins (MCP655), quad (MCP654) and quad with CAL/CS pins (MCP659). All devices are fully specified from -40°C to +125°C.


# **Typical Application Circuit**



Model Family	Channels/Package	Gain-Bandwidth	V <sub>OS</sub> (max.)	l <sub>Q</sub> /Ch (typ.)	
MCP621/1S/2/3/4/5/9	1, 2, 4	20 MHz	0.2 mV	2.5 mA	
MCP631/2/3/4/5/9	1, 2, 4	24 MHz	8.0 mV	2.5 mA	
MCP651/1S/2/3/4/5/9	1, 2, 4	50 MHz	0.2 mV	6.0 mA	
MCP660/1/2/3/4/5/9	1, 2, 3, 4	60 MHz	8.0 mV	6.0 mA	

#### High Gain-Bandwidth Op Amp Portfolio

# MCP651/1S/2/3/4/5/9



# 1.0 ELECTRICAL CHARACTERISTICS

#### 1.1 Absolute Maximum Ratings †

V <sub>DD</sub> – V <sub>SS</sub> 6.5V
Current at Input Pins±2 mA
Analog Inputs (V $_{\rm IN}\text{+}$ and V $_{\rm IN}\text{-}$ ) †† $$ . V $_{\rm SS}$ – 1.0V to V $_{\rm DD}$ + 1.0V
All other Inputs and Outputs $V_{SS}$ – 0.3V to $V_{DD}$ + 0.3V
Difference Input voltage $ V_{DD} - V_{SS} $
Output Short Circuit CurrentContinuous
Current at Output and Supply Pins±150 mA
Storage Temperature65°C to +150°C
Max. Junction Temperature+150°C
ESD protection on all pins (HBM, MM) $\geq$ 1 kV, 200V

**†** Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**††** See Section 4.2.2 "Input Voltage and Current Limits".

#### 1.2 Specifications

#### TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

**Electrical Characteristics:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to +5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 1 \text{ k}\Omega$  to  $V_L$  and CAL/CS =  $V_{SS}$  (refer to Figure 1-2).

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input Offset					•	
Input Offset Voltage	V <sub>OS</sub>	-200	_	+200	μV	After calibration (Note 1)
Input Offset Voltage Trim Step	V <sub>OSTRM</sub>	_	37	200	μV	
Input Offset Voltage Drift	$\Delta V_{OS} / \Delta T_A$	_	±2.5	_	µV/°C	T <sub>A</sub> = -40°C to +125°C
Power Supply Rejection Ratio	PSRR	61	76	_	dB	
Input Current and Impedance						
Input Bias Current	Ι <sub>Β</sub>	_	6	_	pА	
Across Temperature	I <sub>B</sub>	_	130	_	pА	T <sub>A</sub> = +85°C
Across Temperature	I <sub>B</sub>	_	1700	5,000	pА	T <sub>A</sub> = +125°C
Input Offset Current	I <sub>OS</sub>	_	±1	_	pА	
Common Mode Input Impedance	Z <sub>CM</sub>	_	10 <sup>13</sup>   9	_	Ω  pF	
Differential Input Impedance	Z <sub>DIFF</sub>	_	10 <sup>13</sup>   2	_	Ω  pF	
Common Mode						
Common Mode Input Voltage Range	V <sub>CMR</sub>	$V_{SS} - 0.3$	_	V <sub>DD</sub> – 1.3	V	(Note 2)
Common Mode Rejection Ratio	CMRR	65	81	—	dB	V <sub>DD</sub> = 2.5V, V <sub>CM</sub> = -0.3 to 1.2V
	CMRR	68	84	_	dB	$V_{DD}$ = 5.5V, $V_{CM}$ = -0.3 to 4.2V
Open-Loop Gain						
DC Open-Loop Gain (large signal)	A <sub>OL</sub>	88	114	_	dB	$V_{DD}$ = 2.5V, $V_{OUT}$ = 0.3V to 2.2V
	A <sub>OL</sub>	94	123	_	dB	V <sub>DD</sub> = 5.5V, V <sub>OUT</sub> = 0.3V to 5.2V
Output						
Maximum Output Voltage Swing	V <sub>OL</sub> , V <sub>OH</sub>	V <sub>SS</sub> + 25	_	V <sub>DD</sub> - 25	mV	V <sub>DD</sub> = 2.5V, G = +2, 0.5V Input Overdrive
	V <sub>OL</sub> , V <sub>OH</sub>	V <sub>SS</sub> + 50	_	V <sub>DD</sub> – 50	mV	V <sub>DD</sub> = 5.5V, G = +2, 0.5V Input Overdrive
Output Short-Circuit Current	I <sub>SC</sub>	±50	±95	±145	mA	V <sub>DD</sub> = 2.5V (Note 3)
	I <sub>SC</sub>	±50	±100	±150	mA	V <sub>DD</sub> = 5.5V (Note 3)

**Note 1:** Describes the offset (under the specified conditions) right after power-up, or just after the CAL/CS pin is toggled. Thus, 1/f noise effects (an apparent wander in V<sub>OS</sub>; see Figure 2-35) are not included.

2: See Figure 2-6 and Figure 2-7 for temperature effects.

3: The I<sub>SC</sub> specifications are for design guidance only; they are not tested.

#### TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

 $\label{eq:constraint} \fbox{ \begin{array}{c} \textbf{Electrical Characteristics: } \textbf{Unless otherwise indicated, } \textbf{T}_{A} = +25^{\circ}\text{C}, \textbf{V}_{DD} = +2.5\text{V to } +5.5\text{V}, \textbf{V}_{SS} = \text{GND}, \textbf{V}_{CM} = \textbf{V}_{DD}/3, \\ \textbf{V}_{OUT} \approx \textbf{V}_{DD}/2, \textbf{V}_{L} = \textbf{V}_{DD}/2, \textbf{R}_{L} = 1 \ \textbf{k}\Omega \ \text{to } \textbf{V}_{L} \ \text{and } \textbf{CAL/CS} = \textbf{V}_{SS} \ \text{(refer to Figure 1-2)}. \end{array}} }$ 

			-	-		
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Calibration Input						
Calibration Input Voltage Range	V <sub>CALRNG</sub>	V <sub>SS</sub> + 0.1	—	V <sub>DD</sub> – 1.4	mV	V <sub>CAL</sub> pin externally driven
Internal Calibration Voltage	V <sub>CAL</sub>	0.31V <sub>DD</sub>	$0.33V_{DD}$	0.35V <sub>DD</sub>		V <sub>CAL</sub> pin open
Input Impedance	Z <sub>CAL</sub>	_	100    5	_	kΩ  pF	
Power Supply						
Supply Voltage	V <sub>DD</sub>	2.5	_	5.5	V	
Quiescent Current per Amplifier	ا <sub>Q</sub>	3	6	9	mA	I <sub>O</sub> = 0
POR Input Threshold, Low	V <sub>PRL</sub>	1.15	1.40	_	V	
POR Input Threshold, High	V <sub>PRH</sub>	_	1.40	1.65	V	

Note 1: Describes the offset (under the specified conditions) right after power-up, or just after the CAL/ $\overline{CS}$  pin is toggled. Thus, 1/f noise effects (an apparent wander in V<sub>OS</sub>; see Figure 2-35) are not included.

2: See Figure 2-6 and Figure 2-7 for temperature effects.

3: The I<sub>SC</sub> specifications are for design guidance only; they are not tested.

#### TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

**Electrical Characteristics:** Unless otherwise indicated,  $T_A = 25^{\circ}C$ ,  $V_{DD} = +2.5V$  to +5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 1 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 20 \text{ pF}$  and  $CAL/\overline{CS} = V_{SS}$  (refer to Figure 1-2).

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
AC Response									
Gain-Bandwidth Product	GBWP	_	50	_	MHz				
Phase Margin	PM	_	65	_	0	G = +1			
Open-Loop Output Impedance	R <sub>OUT</sub>	_	20		Ω				
AC Distortion									
Total Harmonic Distortion plus Noise	THD+N	_	0.0012	-	%	G = +1, V <sub>OUT</sub> = 4V <sub>P-P</sub> , f = 1 kHz, V <sub>DD</sub> = 5.5V, BW = 80 kHz			
Step Response									
Rise Time, 10% to 90%	t <sub>r</sub>	_	6	_	ns	G = +1, V <sub>OUT</sub> = 100 mV <sub>P-P</sub>			
Slew Rate	SR	_	30	_	V/µs	G = +1			
Noise									
Input Noise Voltage	E <sub>ni</sub>	_	17	_	μV <sub>P-P</sub>	f = 0.1 Hz to 10 Hz			
Input Noise Voltage Density	e <sub>ni</sub>	_	7.5	_	nV/√Hz	f = 1 MHz			
Input Noise Current Density	i <sub>ni</sub>		4	_	fA/√Hz	f = 1 kHz			

<b>Electrical Characteristics:</b> Unless otherwise indicated, $T_A = 25^{\circ}C$ , $V_{DD} = +2.5V$ to +5.5V, $V_{SS} = GND$ , $V_{CM} = V_{DD}/2$ , $V_{OUT} \approx V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L = 1 \text{ k}\Omega$ to $V_L$ , $C_L = 20 \text{ pF}$ and $CAL/\overline{CS} = V_{SS}$ (refer to Figure 1-1 and Figure 1-2).									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
CAL/CS Low Specifications									
CAL/CS Logic Threshold, Low	V <sub>IL</sub>	V <sub>SS</sub>		$0.2V_{DD}$	V				
CAL/CS Input Current, Low	I <sub>CSL</sub>	1	0	_	nA	$CAL/\overline{CS} = 0V$			
CAL/CS High Specifications									
CAL/CS Logic Threshold, High	V <sub>IH</sub>	0.8V <sub>DD</sub>		V <sub>DD</sub>	V				
CAL/CS Input Current, High	I <sub>CSH</sub>	-	0.7	_	μA	$CAL/\overline{CS} = V_{DD}$			
GND Current	I <sub>SS</sub>	-3.5	-1.8	_	μA	Single, CAL/ $\overline{CS}$ = V <sub>DD</sub> = 2.5V			
	I <sub>SS</sub>	-8	-4	_	μA	Single, CAL/ $\overline{CS}$ = V <sub>DD</sub> = 5.5V			
	I <sub>SS</sub>	-5	-2.5	_	μA	Dual, CAL/ $\overline{CS}$ = V <sub>DD</sub> = 2.5V			
	I <sub>SS</sub>	-10	-5	_	μA	Dual, CAL/ $\overline{CS}$ = V <sub>DD</sub> = 5.5V			
CAL/CS Internal Pull-Down Resistor	R <sub>PD</sub>	-	5	_	MΩ				
Amplifier Output Leakage	I <sub>O(LEAK)</sub>	_	50	_	nA	$CAL/\overline{CS} = V_{DD}$			
POR Dynamic Specifications									
V <sub>DD</sub> Low to Amplifier Off Time (output goes High Z)	t <sub>POFF</sub>		200	—	ns	G = +1 V/V, $V_L = V_{SS}$ , V <sub>DD</sub> = 2.5V to 0V step to V <sub>OUT</sub> = 0.1 (2.5V)			
V <sub>DD</sub> High to Amplifier On Time (including calibration)	t <sub>PON</sub>	100	200	300	ms	G = +1 V/V, V <sub>L</sub> = V <sub>SS</sub> , V <sub>DD</sub> = 0V to 2.5V step to V <sub>OUT</sub> = 0.9 (2.5V)			
CAL/CS Dynamic Specifications									
CAL/CS Input Hysteresis	V <sub>HYST</sub>		0.25	_	V				
CAL/CS Setup <u>Time</u> (between CAL/CS edges)	t <sub>CSU</sub>	1	_	—	μs	G = +1 V/V, V <sub>L</sub> = V <sub>SS</sub> (Notes 2, 3, 4) CAL/CS = 0.8V <sub>DD</sub> to V <sub>OUT</sub> = 0.1 (V <sub>DD</sub> /2)			
CAL/CS High to Amplifier Off Time (output goes High Z)	t <sub>COFF</sub>	_	200	_	ns	G = $\pm 1 \text{ V/V}$ , V <sub>L</sub> = V <sub>SS</sub> , CAL/CS = 0.8V <sub>DD</sub> to V <sub>OUT</sub> = 0.1 (V <sub>DD</sub> /2)			
CAL/CS Low to Amplifier On Time (including calibration)	t <sub>CON</sub>	—	3	4	ms	G = +1 V/V, V <sub>L</sub> = V <sub>SS</sub> , MCP651 and MCP655, CAL/ $\overline{CS}$ = 0.2V <sub>DD</sub> to V <sub>OUT</sub> = 0.9 (V <sub>DD</sub> /2)			
	t <sub>CON</sub>	_	6	8	ms	G = $\pm$ 1 V/V, V <sub>L</sub> = V <sub>SS</sub> , MCP659, CAL/CS = 0.2V <sub>DD</sub> to V <sub>OUT</sub> = 0.9 (V <sub>DD</sub> /2)			

#### TABLE 1-3: DIGITAL ELECTRICAL SPECIFICATIONS

Note 1: The MCP652 single, MCP653 single, MCP655 dual and MCP659 quad have their CAL/CS inputs internally pulled down to V<sub>SS</sub> (0V).

2: This time ensures that the internal logic recognizes the edge. However, for the rising edge case, if CAL/CS is raised before the calibration is complete, the calibration will be aborted and the part will return to Low-Power mode.

3: For the MCP655 dual, there is an additional constraint. CALA/CSA and CALB/CSB can be toggled simultaneously (within a time much smaller than t<sub>CSU</sub>) to make both op amps perform the same function simultaneously. If they are toggled independently, then CALA/CSA (CALB/CSB) cannot be allowed to toggle while op amp B (op amp A) is in Calibration mode; allow more than the maximum t<sub>CON</sub> time (4 ms) before the other side is toggled.

4: For the MCP659 quad, there is an additional constraint. CALAD/CSAD and CALBC/CSBC can be toggled simultaneously (within a time much smaller than t<sub>CSU</sub>) to make all four op amps perform the same function simultaneously, and the maximum t<sub>CON</sub> time is approximately doubled (8 ms). If they are toggled independently, then CALAD/CSAD (CALBC/CSBC) cannot be allowed to toggle while op amps B and C (op amps A and D) are in Calibration mode; allow more than the maximum t<sub>CON</sub> time (8 ms) before the other side is toggled.


TABLE 1-4:	TEMPERATURE SPECIFICATIONS
------------	----------------------------

Electrical Characteristics: Unless otherwise indicated, all limits are specified for: V <sub>DD</sub> = +2.5V to +5.5V, V <sub>SS</sub> = GND.									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Femperature Ranges									
Specified Temperature Range	T <sub>A</sub>	-40	—	+125	°C				
Operating Temperature Range	T <sub>A</sub>	-40	—	+125	°C	(Note 1)			
Storage Temperature Range	T <sub>A</sub>	-65	—	+150	°C				
Thermal Package Resistances						•			
Thermal Resistance, 5L-2×3 SOT	$\theta_{JA}$		220.7		°C/W				
Thermal Resistance, 6L-2×3 SOT	$\theta_{JA}$	_	190.5	_	°C/W				
Thermal Resistance, 8L-2×3 TDFN	$\theta_{JA}$	—	52.5	_	°C/W				
Thermal Resistance, 8L-3×3 DFN	$\theta_{JA}$	—	63	—	°C/W	(Note 2)			
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	_	163	_	°C/W				
Thermal Resistance, 10L-3×3 DFN	$\theta_{JA}$	_	71	_	°C/W	(Note 2)			
Thermal Resistance, 10L-MSOP	$\theta_{JA}$	_	202		°C/W				
Thermal Resistance, 14L-SOIC	$\theta_{JA}$	_	95.3	_	°C/W				
Thermal Resistance, 14L-TSSOP	$\theta_{JA}$	—	100	_	°C/W				
Thermal Resistance, 16L-4x4-QFN	$\theta_{JA}$	—	46		°C/W	(Note 2)			

Note 1: Operation must not cause  $T_J$  to exceed Maximum Junction Temperature specification (150°C).

2: Measured on a standard JC51-7, four-layer printed circuit board with ground plane and vias.

# 1.3 Timing Diagram



Note: For the MCP655 dual and the MCP659 quad, there is an additional constraint on toggling the two CAL/ $\overline{CS}$  pins close together; see the T<sub>CON</sub> specification in Table 1-3.


FIGURE 1-1: Timing Diagram.

#### 1.4 Test Circuits

The circuit used for most DC and AC tests is shown in Figure 1-2. This circuit can independently set V<sub>CM</sub> and V<sub>OUT</sub>; see Equation 1-1. Note that V<sub>CM</sub> is not the circuit's Common mode voltage ((V<sub>P</sub> + V<sub>M</sub>)/2), and that V<sub>OST</sub> includes V<sub>OS</sub> plus the effects (on the input offset error, V<sub>OST</sub>) of temperature, CMRR, PSRR and A<sub>OL</sub>.

#### **EQUATION 1-1:**

$$\begin{split} G_{DM} &= R_F/R_G \\ V_{CM} &= (V_P + V_{DD}/2)/2 \\ V_{OST} &= V_{IN-} - V_{IN+} \\ V_{OUT} &= (V_{DD}/2) + (V_P - V_M) + V_{OST}(1 + G_{DM}) \\ \text{Where:} \\ \\ & G_{DM} &= \text{Differential Mode Gain} \quad (V/V) \\ V_{CM} &= \text{Op Amp's Common Mode} \quad (V) \\ & \text{Input Voltage} \\ V_{OST} &= \text{Op Amp's Total Input Offset} \quad (mV) \\ & \text{Voltage} \end{split}$$



**FIGURE 1-2:** AC and DC Test Circuit for Most Specifications.

# 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 1 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 20 \text{ pF}$ , and CAL/ $\overline{CS} = V_{SS}$ .

# 2.1 DC Signal Inputs




FIGURE 2-1:

Input Offset Voltage.




FIGURE 2-2:

Input Offset Voltage Drift.




FIGURE 2-3: Input Offset Voltage Repeatability (repeated calibration).




FIGURE 2-4: Input Offset Voltage vs. Power Supply Voltage.




FIGURE 2-5: Output Voltage.

Input Offset Voltage vs.




FIGURE 2-6: Low-Input Common Mode Voltage Headroom vs. Ambient Temperature.







FIGURE 2-7: High-Input Common Mode Voltage Headroom vs. Ambient Temperature.




**FIGURE 2-8:** Input Offset Voltage vs. Common Mode Voltage with  $V_{DD} = 2.5V$ .




**FIGURE 2-9:** Input Offset Voltage vs. Common Mode Voltage with  $V_{DD} = 5.5V$ .




**FIGURE 2-10:** CMRR and PSRR vs. Ambient Temperature.




**FIGURE 2-11:** DC Open-Loop Gain vs. Ambient Temperature.




**FIGURE 2-12:** Input Bias and Offset Currents vs. Ambient Temperature with  $V_{DD} = +5.5V.$ 



**FIGURE 2-13:** Input Bias and Offset Currents vs. Common Mode Input Voltage with  $T_A = +85$ °C.



**FIGURE 2-14:** Input Bias and Offset Currents vs. Common Mode Input Voltage with  $T_A = +125^{\circ}$ C.




**FIGURE 2-15:** Input Bias Current vs. Input Voltage (below  $V_{SS}$ ).

100

# Batio of Output the address of the second s


# 2.2 Other DC Voltages and Currents



10

**Output Current Magnitude (mA)** 

1



**FIGURE 2-17:** Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-18: Output Short-Circuit Current vs. Power Supply Voltage.




FIGURE 2-19: Supply Current vs. Power Supply Voltage.




FIGURE 2-20: Supply Current vs. Common Mode Input Voltage.




FIGURE 2-21: Power-On Reset Voltages vs. Ambient Temperature.





FIGURE 2-22: Normalized Internal Calibration Voltage.



Temperature.

V<sub>CAL</sub> Input Resistance vs.

# 2.3 Frequency Response







FIGURE 2-24: Frequency.






Open-Loop Gain vs.





**FIGURE 2-26:** Gain-Bandwidth Product and Phase Margin vs. Ambient Temperature.



**FIGURE 2-27:** Gain-Bandwidth Product and Phase Margin vs. Common Mode Input Voltage.




FIGURE 2-28: Gain-Bandwidth Product and Phase Margin vs. Output Voltage.




FIGURE 2-29: Closed-Loop Output Impedance vs. Frequency.




FIGURE 2-30: Gain Peaking vs. Normalized Capacitive Load.




FIGURE 2-31:Channel-to-ChannelSeparation vs. Frequency.

#### 2.4 Input Noise and Distortion






FIGURE 2-32: vs. Frequency.



**FIGURE 2-33:** Input Noise Voltage Density vs. Input Common Mode Voltage with f = 100 Hz.



**FIGURE 2-34:** Input Noise Voltage Density vs. Input Common Mode Voltage with f = 1 MHz.




FIGURE 2-35: Input Noise plus Offset vs. Time with 0.1 Hz Filter.




FIGURE 2-36: THD+N vs. Frequency.

# MCP651/1S/2/3/4/5/9

Note: Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 1 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 20 \text{ pF}$ , and  $CAL/\overline{CS} = V_{SS}$ .

#### 2.5 **Time Response**




FIGURE 2-37: Non-inverting Small Signal Step Response.




FIGURE 2-38: Non-inverting Large Signal Step Response.





FIGURE 2-39: Response.

Inverting Small Signal Step



**FIGURE 2-40:** Inverting Large Signal Step Response.





FIGURE 2-41: The MCP651/1S/2/3/4/5/9 family shows no input phase reversal with overdrive.



Temperature.




FIGURE 2-43: Maximum Output Voltage Swing vs. Frequency.

#### 2.6 Calibration and Chip Select Response






FIGURE 2-44: CAL/CS Current vs. Power Supply Voltage.



**FIGURE 2-45:** CAL/ $\overline{CS}$  Voltage, Output Voltage and Supply Current (for Side A) vs. Time with  $V_{DD} = 2.5V$ .



**FIGURE 2-46:** CAL/ $\overline{CS}$  Voltage, Output Voltage and Supply Current (for Side A) vs. Time with  $V_{DD} = 5.5V$ .






FIGURE 2-47: CAL/CS Hysteresis vs. Ambient Temperature.



**FIGURE 2-48:** CAL/CS Turn-On Time vs. Ambient Temperature.



**FIGURE 2-49:** CAL/CS's Pull-Down Resistor (R<sub>PD</sub>) vs. Ambient Temperature.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 1 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 20 \text{ pF}$ , and CAL/ $\overline{CS} = V_{SS}$ .




FIGURE 2-50: Quiescent Current in Shutdown vs. Power Supply Voltage.




FIGURE 2-51: Output Leakage Current vs. Output Voltage.

# 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

#### TABLE 3-1: PIN FUNCTION TABLE

MCI	P651	MCP651S	MCP	652	MCP653	МС	P654	MCP	655	MCP659		
SOIC	TDFN	SOT	SOIC	DFN	SOT	SOIC	TSSOP	MSOP	DFN	QFN	Symbol	Description
6	6	1	1	1	1	1	1	1	1	16	V <sub>OUT</sub> , V <sub>OUTA</sub>	Output (op amp A)
2	2	4	2	2	4	2	2	2	2	1	V <sub>IN</sub> -, V <sub>INA</sub> -	Inverting Input (op amp A)
3	3	3	3	3	3	3	3	3	3	2	V <sub>IN</sub> +, V <sub>INA</sub> +	Non-inverting Input (op amp A)
4	4	2	4	4	2	11	11	4	4	11	V <sub>SS</sub>	Negative Power Supply
8	8	_	_	—	5	_	_	5	5	_	CAL/ <u>CS,</u> CALA/CSA	Calibrate/Chip Select Digital Input (op amp A)
	_	_	_	—	_	—	_	6	6	_	CALB/CSB	Calibrate/Chip Select Digital Input (op amp B)
—	_	_	—	_	_	—	_	_	_	15	CALAD/ CSAD	Calibrate/Chip Select Digital Input (op amps A and D)
_	_	_	—	—	_	—	_	—		7	CALBC/ CSBC	Calibrate/Chip Select Digital Input (op amps B and C)
_		_	5	5		5	5	7	7	4	V <sub>INB</sub> +	Non-inverting Input (op amp B)
—	_	_	6	6	_	6	6	8	8	5	V <sub>INB</sub> –	Inverting Input (op amp B)
—	—	—	7	7	—	7	7	9	9	6	V <sub>OUTB</sub>	Output (op amp B)
—			—	—		10	10			10	V <sub>INC</sub> +	Non-inverting input (op amp C)
—			—	—		9	9	l		9	V <sub>INC</sub> -	Inverting Input (op amp C)
—	—	—	—	—	—	8	8	—	—	8	V <sub>OUTC</sub>	Output (op amp C)
—			—			12	12			12	V <sub>IND</sub> +	Non-inverting Input (op amp D)
_			_	_		13	13			13	V <sub>IND</sub> -	Inverting Input (op amp D)
_		_	—			14	14	-		14	V <sub>OUTD</sub>	Output (op amp D)
7	7	5	8	8	6	4	4	10	10	3	V <sub>DD</sub>	Positive Power Supply
5	5	_	—	—	—	—	—	—	_	_	V <sub>CAL</sub>	Calibration Com- mon Mode Voltage Input
1	1	_	—	—				_	—	_	NC	No Internal Connection
_	9		—	9	_	—		-	11	17	EP	Exposed Thermal Pad (EP); must be connected to V <sub>SS</sub>

# 3.1 Analog Outputs

The analog output pins  $(\ensuremath{\mathsf{V}_{\mathsf{OUT}}})$  are low-impedance voltage sources.

# 3.2 Analog Inputs

The non-inverting and inverting inputs (V<sub>IN</sub>+, V<sub>IN</sub>-, ...) are high-impedance CMOS inputs with low bias currents.

# 3.3 Power Supply Pins

The positive power supply (V<sub>DD</sub>) is 2.5V to 5.5V higher than the negative power supply (V<sub>SS</sub>). For normal operation, the other pins are between V<sub>SS</sub> and V<sub>DD</sub>.

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need bypass capacitors.

#### 3.4 Calibration Common Mode Voltage Input

A low-impedance voltage placed at this input (V<sub>CAL</sub>) will set the op amps' Common mode input voltage during calibration. If this pin is left open, the Common mode input voltage during calibration is approximately V<sub>DD</sub>/3. The internal resistor divider is disconnected from the supplies whenever the part is not in calibration.

# 3.5 Calibrate/Chip Select Digital Input

This input (CAL/ $\overline{CS}$ , ...) is a CMOS, Schmitt-Triggered input that affects the Calibration and Low-Power modes of operation. When this pin goes high, the part is placed into a Low-Power mode and the output is High Z. When this pin goes low, a calibration sequence is started (which corrects V<sub>OS</sub>). At the end of the calibration sequence, the output becomes low-impedance and the part resumes normal operation.

An internal POR triggers a calibration event when the part is powered on, or when the supply voltage drops too low. Thus, the MCP652 parts are calibrated, even though they do not have a CAL/ $\overline{\text{CS}}$  pin.

# 3.6 Exposed Thermal Pad (EP)

There is an internal connection between the Exposed Thermal Pad (EP) and the  $V_{SS}$  pin; they must be connected to the same potential on the Printed Circuit Board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance ( $\theta_{JA}$ ).

# 4.0 APPLICATIONS

The MCP651/1S/2/3/4/5/9 family of self-zeroed op amps is manufactured using Microchip's state-of-theart CMOS process. It is designed for low-cost, lowpower and high-precision applications. Its low supply voltage, low quiescent current and wide bandwidth makes the MCP651/1S/2/3/4/5/9 ideal for batterypowered applications.

# 4.1 Calibration and Chip Select

These op amps include circuitry for dynamic calibration of the offset voltage ( $V_{OS}$ ).

#### 4.1.1 mCal CALIBRATION CIRCUITRY

The internal mCal circuitry, when activated, starts a delay timer (to wait for the op amp to settle to its new bias point), then calibrates the input offset voltage ( $V_{OS}$ ). The mCal circuitry is triggered at power-up (and after some power brown-out events) by the internal POR, and by the memory's Parity Detector. The power-up time, when the mCal circuitry triggers the calibration sequence, is 200 ms (typical).

# 4.1.2 CAL/CS PIN

The CAL/ $\overline{CS}$  pin gives the user a means to externally demand a Low-Power mode of operation, then to calibrate V<sub>OS</sub>. Using the CAL/ $\overline{CS}$  pin makes it possible to correct V<sub>OS</sub> as it drifts over time (1/f noise and aging; see Figure 2-35) and across temperature.

The CAL/ $\overline{CS}$  pin performs two functions: it places the op amp(s) in a Low-Power mode when it is held high, and starts a calibration event (correction of V<sub>OS</sub>) after a rising edge.

While in the Low-Power mode, the quiescent current is quite small (I<sub>SS</sub> = -3  $\mu$ A, typical). The output is also in a High Z state.

During the calibration event, the quiescent current is near, but smaller than, the specified quiescent current (6 mA, typical). The output continues in the High Z state, and the inputs are disconnected from the external circuit, to prevent internal signals from affecting circuit operation. The op amp inputs are internally connected to a Common mode voltage buffer and feedback resistors. The offset is corrected (using a digital state machine, logic and memory), and the calibration constants are stored in memory.

Once the calibration event is completed, the amplifier is reconnected to the external circuitry. The turn-on time, when calibration is started with the CAL/CS pin, is 3 ms (typical).

There is an internal 5 M $\Omega$  pull-down resistor tied to the CAL/CS pin. If the CAL/CS pin is left floating, the amplifier operates normally.

For the MCP655 dual and the MCP659 quad, there is an additional constraint on toggling the two CAL/CS pins close together; see the  $t_{CON}$  specification in Table 1-3. If the two pins are toggled simultaneously, or if they are toggled separately with an adequate delay between them (greater than  $t_{CON}$ ), then the CAL/CS inputs are accepted as valid. If one of the two pins toggles while the other pin's calibration routine is in progress, then an invalid input occurs and the result is unpredictable.

#### 4.1.3 INTERNAL POR

This part includes an internal Power-On Reset (POR) to protect the internal calibration memory cells. The POR monitors the power supply voltage ( $V_{DD}$ ). When the POR detects a low  $V_{DD}$  event, it places the part into the Low-Power mode of operation. When the POR detects a normal  $V_{DD}$  event, it starts a delay counter, then triggers an calibration event. The additional delay gives a total POR turn-on time of 200 ms (typical); this is also the power-up time (since the POR is triggered at power-up).

# 4.1.4 PARITY DETECTOR

A parity error detector monitors the memory contents for any corruption. In the rare event that a parity error is detected (e.g., corruption from an alpha particle), a POR event is automatically triggered. This will cause the input offset voltage to be re-corrected, and the op amp will not return to normal operation for a period of time (the POR turn-on time,  $t_{PON}$ ).

#### 4.1.5 CALIBRATION INPUT PIN

A V<sub>CAL</sub> pin is available in some options (e.g., the single MCP651) for those applications that need the calibration to occur at an internally driven Common mode voltage other than  $V_{DD}/3$ .

Figure 4-1 shows the reference circuit that internally sets the op amp's Common mode reference voltage ( $V_{CM\_INT}$ ) during calibration (the resistors are disconnected from the supplies at other times). The 5 k $\Omega$  resistor provides over-current protection for the buffer.





FIGURE 4-1: Input Circuitry.

Common-Mode Reference's

When the V<sub>CAL</sub> pin is left open, the internal resistor divider generates a V<sub>CM\_INT</sub> of approximately V<sub>DD</sub>/3, which is near the center of the input Common mode voltage range. It is recommended that an external capacitor from V<sub>CAL</sub> to ground be added to improve noise immunity.

When the V<sub>CAL</sub> pin is driven by an external voltage source, which is within its specified range, the op amp will have its input offset voltage calibrated at that Common mode input voltage. Make sure that V<sub>CAL</sub> is within its specified range.

It is possible to use an external resistor voltage divider to modify V<sub>CM\_INT</sub>; see Figure 4-2. The internal circuitry at the V<sub>CAL</sub> pin looks like 100 k $\Omega$  tied to V<sub>DD</sub>/3. The parallel equivalent of R<sub>1</sub> and R<sub>2</sub> should be much smaller than 100 k $\Omega$  to minimize differences in matching and temperature drift between the internal and external resistors. Again, make sure that V<sub>CAL</sub> is within its specified range.



**FIGURE 4-2:** Setting V<sub>CM</sub> with External Resistors.

For instance, a design goal to set V<sub>CM\_INT</sub> = 0.1V when V<sub>DD</sub> = 2.5V could be met with: R<sub>1</sub> = 24.3 kΩ, R<sub>2</sub> = 1.00 kΩ and C<sub>1</sub> = 100 nF. This will keep V<sub>CAL</sub> within its range for any V<sub>DD</sub>, and should be close enough to 0V for ground-based applications.

#### 4.2 Input

#### 4.2.1 PHASE REVERSAL

The input devices are designed to not exhibit phase inversion when the input pins exceed the supply voltages. Figure 2-41 shows an input voltage exceeding both supplies with no phase inversion.

#### 4.2.2 INPUT VOLTAGE AND CURRENT LIMITS

The ESD protection on the inputs can be depicted as shown in Figure 4-3. This structure was chosen to protect the input transistors, and to minimize input bias current ( $I_B$ ). The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go too far

above  $V_{DD}$ ; their breakdown voltage is high enough to allow normal operation, and low enough to bypass quick ESD events within the specified limits.




FIGURE 4-3: Simplified Analog Input ESD Structures.

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents (and voltages) at the input pins (see **Section 1.1** "**Absolute Maximum Ratings †**"). Figure 4-4 shows the recommended approach to protecting these inputs. The internal ESD diodes prevent the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) from going too far below ground, and the resistors R<sub>1</sub> and R<sub>2</sub> limit the possible current drawn out of the input pins. Diodes D<sub>1</sub> and D<sub>2</sub> prevent the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) from going too far above V<sub>DD</sub>, and dump any currents onto V<sub>DD</sub>. When implemented as shown, resistors R<sub>1</sub> and R<sub>2</sub> also limit the current through D<sub>1</sub> and D<sub>2</sub>.




FIGURE 4-4: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of the resistor R<sub>1</sub> and R<sub>2</sub>. In this case, the currents through the diodes D<sub>1</sub> and D<sub>2</sub> need to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) should be very small.

A significant amount of current can flow out of the inputs (through the ESD diodes) when the Common mode voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ); see Figure 2-15. Applications that are high-impedance may need to limit the usable voltage range.

#### 4.2.3 NORMAL OPERATION

The input stage of the MCP651/1S/2/3/4/5/9 op amps uses a differential PMOS input stage. It operates at low Common mode input voltage (V<sub>CM</sub>), with V<sub>CM</sub> up to V<sub>DD</sub> – 1.3V and down to V<sub>SS</sub> – 0.3V. The input offset voltage (V<sub>OS</sub>) is measured at V<sub>CM</sub> = V<sub>SS</sub> – 0.3V and V<sub>DD</sub> – 1.3V to ensure proper operation. See Figure 2-6 and Figure 2-7 for temperature effects.

When operating at very low non-inverting gains, the output voltage is limited at the top by the V<sub>CM</sub> range (<  $V_{DD} - 1.3V$ ); see Figure 4-5.




FIGURE 4-5: Unity-Gain Voltage Limitations for Linear Operation.

#### 4.3 Rail-to-Rail Output

#### 4.3.0.1 Maximum Output Voltage

The Maximum Output Voltage (see Figure 2-16 and Figure 2-17) describes the output range for a given load. For instance, the output voltage swings to within 15 mV of the negative rail with a 1 k $\Omega$  load tied to  $V_{DD}/2$ .

#### 4.3.0.2 Output Current

Figure 4-6 shows the possible combinations of output voltage ( $V_{OUT}$ ) and output current ( $I_{OUT}$ ).  $I_{OUT}$  is positive when it flows out of the op amp into the external circuit.





FIGURE 4-6: Out

Output Current.

#### 4.3.0.3 Power Dissipation

Since the output short circuit current ( $I_{SC}$ ) is specified at ±100 mA (typical), these op amps are capable of both delivering and dissipating significant power. Two common loads, and their impact on the op amp's power dissipation, will be discussed.

Figure 4-7 shows a resistive load ( $R_L$ ) with a DC output voltage ( $V_{OUT}$ ).  $V_L$  is  $R_L$ 's ground point,  $V_{SS}$  is usually ground (0V) and  $I_{OUT}$  is the output current. The input currents are assumed to be negligible.



**FIGURE 4-7:** Diagram for Resistive Load Power Calculations.

The DC currents are:

#### **EQUATION 4-1:**

$$I_{OUT} = \frac{V_{OUT} - V_L}{R_L}$$
$$I_{DD} \approx I_Q + max(0, I_{OUT})$$
$$I_{SS} \approx -I_Q + min(0, I_{OUT})$$

Where:

 $I_Q$  = Quiescent supply current for one op amp (mA/amplifier)  $V_{OUT}$  = A DC value (V)

The DC op amp power is:

#### EQUATION 4-2:


$$P_{OA} = I_{DD}(V_{DD} - V_{OUT}) + I_{SS}(V_{SS} - V_{OUT})$$

The maximum op amp power, for resistive loads at DC, occurs when  $V_{OUT}$  is halfway between  $V_{DD}$  and  $V_L$  or halfway between  $V_{SS}$  and  $V_L$ :

#### **EQUATION 4-3:**

$$max(P_{OA}) = I_{DD}(V_{DD} - V_{SS}) + \frac{max^{2}(V_{DD} - V_{L}, V_{L} - V_{SS})}{4R_{L}}$$

Figure 4-7 shows a capacitive load ( $C_L$ ), which is driven by a sine wave with DC offset. The capacitive load causes the op amp to output higher currents at higher frequencies. Because the output rectifies  $I_{OUT}$ , the op amp's dissipated power increases (even though the capacitor does not dissipate power).



**FIGURE 4-8:** Diagram for Capacitive Load Power Calculations.

The output voltage is assumed to be:

#### **EQUATION 4-4:**

$$V_{OUT} = V_{DC} + V_{AC} sin(\omega t)$$
 Where:

 $V_{DC}$  = DC offset (V)

- $V_{AC}$  = Peak output swing (V<sub>PK</sub>)
- $\omega$  = Radian frequency (2 $\pi$  f) (rad/s)

The op amp's currents are:

#### **EQUATION 4-5:**

$$\begin{split} I_{OUT} &= C_L \cdot \frac{dV_{OUT}}{dt} = V_{AC} \omega C_L cos(\omega t) \\ I_{DD} \approx I_Q + max(0, I_{OUT}) \\ I_{SS} \approx -I_Q + min(0, I_{OUT}) \\ \end{split}$$
 Where:  
$$I_Q = \text{Quiescent supply current for one} \\ \text{op amp (mA/amplifier)} \end{split}$$

The op amp's instantaneous power, average power and peak power are:

**EQUATION 4-6:** 

$$P_{OA} = I_{DD}(V_{DD} - V_{OUT}) + I_{SS}(V_{SS} - V_{OUT})$$
  

$$ave(P_{OA}) = (V_{DD} - V_{SS}) \left( I_Q + \frac{4V_{AC}fC_L}{\pi} \right)$$
  

$$max(P_{OA}) = (V_{DD} - V_{SS})(I_Q + 2V_{AC}fC_L)$$

The power dissipated in a package depends on the powers dissipated by each op amp in that package:

#### **EQUATION 4-7:**

Where:

 $P_{PKG} = \sum_{k=1}^{n} P_{OA}$ 

n = Number of op amps in package (1 or 2)

The maximum ambient to junction temperature rise  $(\Delta T_{JA})$  and junction temperature  $(T_J)$  can be calculated using the maximum expected package power (P<sub>PKG</sub>), ambient temperature  $(T_A)$  and the package thermal resistance  $(\theta_{IA})$  found in Table 1-4:

#### **EQUATION 4-8:**

$$\Delta T_{JA} = P_{PKG} \theta_{JA}$$
  
$$T_J = T_A + \Delta T_{JA}$$

The worst-case power de-rating for the op amps in a particular package can be easily calculated:

#### **EQUATION 4-9:**

$$P_{PKG} \le \frac{T_{Jmax} - T_A}{\theta_{IA}}$$

Where:

 $T_{Jmax}$  = Absolute maximum junction temperature (°C)  $T_A$  = Ambient temperature (°C)

Several techniques are available to reduce  ${\bigtriangleup} T_{JA}$  for a given package:


- Reduce  $\theta_{JA}$ 
  - Use another package
  - Improve the PCB layout (ground plane, etc.)
  - Add heat sinks and air flow
- Reduce max(P<sub>PKG</sub>)
  - Increase R<sub>L</sub>
  - Decrease CL
  - Limit I<sub>OUT</sub> using R<sub>ISO</sub> (see Figure 4-9)
  - Decrease V<sub>DD</sub>

# 4.4 Improving Stability

#### 4.4.1 CAPACITIVE LOADS


Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. See Figure 2-30. A unity-gain buffer (G = +1) is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., > 20 pF when G = +1), a small series resistor at the output ( $R_{ISO}$  in Figure 4-9) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 4-9:** Output Resistor, R<sub>ISO</sub> Stabilizes Large Capacitive Loads.

Figure 4-10 gives recommended  $R_{ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1+|Signal Gain| (e.g., -1 V/V gives  $G_N = +2 V/V$ ).



**FIGURE 4-10:** Recommended R<sub>ISO</sub> Values for Capacitive Loads.

After selecting  $R_{ISO}$  for your circuit, double check the resulting frequency response peaking and step response overshoot. Modify  $R_{ISO}$ 's value until the response is reasonable. Bench evaluation and simulations with the MCP651/1S/2/3/4/5/9 SPICE macro model are helpful.

#### 4.4.2 GAIN PEAKING

Figure 4-11 shows an op amp circuit that represents non-inverting amplifiers ( $V_M$  is a DC voltage and  $V_P$  is the input) or inverting amplifiers ( $V_P$  is a DC voltage and  $V_M$  is the input). The capacitances  $C_N$  and  $C_G$  represent the total capacitance at the input pins; they include the op amp's Common mode input capacitance ( $C_{CM}$ ), board parasitic capacitance and any capacitor placed in parallel.





FIGURE 4-11: Amplifier with Parasitic Capacitance.

 $C_G$  acts in parallel with  $R_G$  (except for a gain of +1 V/V), which causes an increase in gain at high frequencies.  $C_G$  also reduces the phase margin of the feedback loop, which becomes less stable. This effect can be reduced by either reducing  $C_G$  or  $R_F$ .

 $C_N$  and  $R_N$  form a low-pass filter that affects the signal at  $V_P$ . This filter has a single real pole at  $1/(2\pi R_N C_N)$ .

The largest value of R<sub>F</sub> that should be used depends on noise gain (see G<sub>N</sub> in **Section 4.4.1 "Capacitive Loads**") and C<sub>G</sub>. Figure 4-12 shows the maximum recommended R<sub>F</sub> for several C<sub>G</sub> values.



**FIGURE 4-12:** Maximum Recommended  $R_F$  vs. Gain.

Figure 2-37 and Figure 2-38 show the small signal and large signal step responses at G = +1 V/V. The unitygain buffer usually has  $R_F = 0\Omega$  and  $R_G$  open.

Figure 2-39 and Figure 2-40 show the small signal and large signal step responses at G = -1 V/V. Since the noise gain is 2 V/V and  $C_G \approx 10$  pF, the resistors were chosen to be  $R_F = R_G = 499\Omega$  and  $R_N = 249\Omega$ .

It is also possible to add a capacitor ( $C_F$ ) in parallel with  $R_F$  to compensate for the de-stabilizing effect of  $C_G$ . This makes it possible to use larger values of  $R_F$ . The conditions for stability are summarized in Equation 4-10.

#### **EQUATION 4-10:**

Given:  $G_{NI} = I + R_F / R_G$   $G_{N2} = I + C_G / C_F$   $f_F = I / (2\pi R_F C_F)$   $f_Z = f_F (G_{N1} / G_{N2})$ We need:  $f_F \leq f_{GBWP} / (2G_{N2}), \quad G_{N1} < G_{N2}$  $f_F \leq f_{GBWP} / (4G_{N1}), \quad G_{N1} > G_{N2}$ 

# 4.5 Power Supply

With this family of operational amplifiers, the Power Supply pin (V<sub>DD</sub> for single supply) should have a local bypass capacitor (i.e., 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm for good high-frequency performance. Surface mount, multilayer ceramic capacitors, or their equivalent, should be used.

These op amps require a bulk capacitor (i.e.,  $2.2 \ \mu$ F or larger) within 50 mm to provide large, slow currents. Tantalum capacitors, or their equivalent, may be a good choice. This bulk capacitor can be shared with other nearby analog parts as long as crosstalk through the supplies does not prove to be a problem.

#### 4.6 High-Speed PCB Layout

These op amps are fast enough that a little extra care in the PCB (Printed Circuit Board) layout can make a significant difference in performance. Good PCB layout techniques will help achieve the performance shown in the specifications and Typical Performance Curves; it will also help minimize EMC (Electro-Magnetic Compatibility) issues.

Use a solid ground plane. Connect the bypass local capacitor(s) to this plane with minimal length traces to cut down inductive and capacitive crosstalk.

Separate digital from analog, low-speed from highspeed, and low-power from high-power. This will reduce interference.

Keep sensitive traces short and straight. Separate them from interfering components and traces. This is especially important for high-frequency (low rise time) signals.


Sometimes, it helps to place guard traces next to victim traces. They should be on both sides of the victim trace, and as close as possible. Connect guard traces to ground plane at both ends, and in the middle for long traces.

Use coax cables, or low inductance wiring, to route signal and power to and from the PCB. Mutual and self inductance of power wires is often a cause of crosstalk and unusual behavior.

#### 4.7 Typical Applications

#### 4.7.1 POWER DRIVER WITH HIGH GAIN


Figure 4-13 shows a power driver with high gain  $(1 + R_2/R_1)$ . The MCP651/1S/2/3/4/5/9 op amp's shortcircuit current makes it possible to drive significant loads. The calibrated input offset voltage supports accurate response at high gains.  $R_3$  should be small, and equal to  $R_1||R_2$ , in order to minimize the bias current induced offset.





#### 4.7.2 OPTICAL DETECTOR AMPLIFIER


Figure 4-14 shows a transimpedance amplifier, using the MCP651 op amp, in a photo detector circuit. The photo detector is a capacitive current source. The op amp's input Common mode capacitance (5 pF, typical) acts in parallel with  $C_D$ .  $R_F$  provides enough gain to produce 10 mV at  $V_{OUT}$ .  $C_F$  stabilizes the gain and limits the transimpedance bandwidth to about 1.1 MHz.  $R_F$ 's parasitic capacitance (e.g., 0.2 pF for a 0805 SMD) acts in parallel with  $C_F$ .




**FIGURE 4-14:** Transimpedance Amplifier for an Optical Detector.

#### 4.7.3 H-BRIDGE DRIVER

Figure 4-15 shows the MCP652 dual op amp used as a H-bridge driver. The load could be a speaker or a DC motor.





This circuit automatically makes the noise gains (G<sub>N</sub>) equal, when the gains are set properly, so that the frequency responses match well (in magnitude and in phase). Equation 4-11 shows how to calculate R<sub>GT</sub> and R<sub>GB</sub> so that both op amps have the same DC gains; G<sub>DM</sub> needs to be selected first.

#### **EQUATION 4-11:**

$$G_{DM} \equiv \frac{V_{OT} - V_{OB}}{V_{IN} - V_{DD}/2} \ge 2 V/V$$

$$R_{GT} = \frac{R_F}{(G_{DM}/2) - 1}$$

$$R_{GB} = \frac{R_F}{G_{DM}/2}$$

Equation 4-12 gives the resulting Common mode and Differential mode output voltages.


#### **EQUATION 4-12:**

$$\frac{V_{OT} + V_{OB}}{2} = \frac{V_{DD}}{2}$$
$$V_{OT} - V_{OB} = G_{DM} \left( V_{IN} - \frac{V_{DD}}{2} \right)$$


# 6.0 PACKAGING INFORMATION

# 6.1 Package Marking Information

5-Lead SOT-23 (2x3) (MCP651S)




6-Lead SOT-23 (2x3) (MCP653)




8-Lead TDFN(2x3) (MCP651)




8-Lead DFN (3x3) (MCP652)




Device	Code					
MCP652	DABP					
Note: Applies to 8-Lead						
3x3 DFN						




Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ( <sup>C3</sup> ) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.








Example:



#### 6.2 Package Marking Information


8-Lead SOIC (150 mil) (MCP651, MCP652)




10-Lead DFN (3x3) (MCP655)




10-Lead MSOP (MCP655)













# 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]









	Units	MILLIMETERS			
Dime	ension Limits	MIN	NOM	MAX	
Number of Pins	N		5		
Lead Pitch	e		0.95 BSC		
Outside Lead Pitch	e1		1.90 BSC		
Overall Height	А	0.90	-	1.45	
Molded Package Thickness	A2	0.89	-	1.30	
Standoff	A1	0.00	-	0.15	
Overall Width	E	2.20	-	3.20	
Molded Package Width	E1	1.30	-	1.80	
Overall Length	D	2.70	-	3.10	
Foot Length	L	0.10	-	0.60	
Footprint	L1	0.35	-	0.80	
Foot Angle	φ	0°	-	30°	
Lead Thickness	С	0.08	-	0.26	
Lead Width	b	0.20	-	0.51	

#### Notes:


1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.

2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]



	Units	Inits MILLIMETERS		
Dimension	Limits	imits MIN N		MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	С		2.80	
Contact Pad Width (X5)	Х			0.60
Contact Pad Length (X5)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A

# 6-Lead Plastic Small Outline Transistor (CHY) [SOT-23]



	Units	MILLIMETERS		
	<b>Dimension Limits</b>	MIN	NOM	MAX
Number of Pins	N	6		
Pitch	e	0.95 BSC		
Outside Lead Pitch	e1	1.90 BSC		
Overall Height	A	0.90	-	1.45
Molded Package Thickness	A2	0.89	-	1.30
Standoff	A1	0.00	-	0.15
Overall Width	E	2.20	-	3.20
Molded Package Width	E1	1.30	-	1.80
Overall Length	D	2.70	-	3.10
Foot Length	L	0.10	-	0.60
Footprint	L1	0.35	-	0.80
Foot Angle	φ	0°	_	30°
Lead Thickness	С	0.08	-	0.26
Lead Width	b	0.20	-	0.51


#### Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

6-Lead Plastic Small Outline Transistor (CHY) [SOT-23]



	Units MILLIMETERS		S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	С		2.80	
Contact Pad Width (X6)	Х			0.60
Contact Pad Length (X6)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2028A

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]



	Units	MILLIMETERS			
Dimension	Limits	MIN NOM M		MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	3.00 BSC			
Exposed Pad Width	E2	1.34	-	1.60	
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.60	-	2.40	
Contact Width	b	0.25	0.30	0.35	
Contact Length	L	0.20	0.30	0.55	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.


3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]



## RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC		
Optional Center Pad Width	W2			2.40	
Optional Center Pad Length	T2			1.55	
Contact Pad Spacing	C1		3.10		
Contact Pad Width (X8)	X1			0.35	
Contact Pad Length (X8)	Y1			0.65	
Distance Between Pads	G	0.30			


#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2062B

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]



Units		N	<b>ILLIMETER</b>	s
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	Е	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. § Significant Characteristic


- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2





RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC		
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A


8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75mm Body [TDFN]



#### **BOTTOM VIEW**

Microchip Technology Drawing No. C04-129C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75mm Body [TDFN]




	N	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.70	0.75	0.80	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	E		3.00 BSC		
Exposed Pad Length	D2	1.20	-	1.60	
Exposed Pad Width	E2	1.20	-	1.60	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.25	0.30	0.45	
Contact-to-Exposed Pad	К	0.20	-	-	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75 mm Body [TDFN]



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е		0.50 BSC		
Optional Center Pad Width	W2			1.46	
Optional Center Pad Length	T2			1.36	
Contact Pad Spacing	C1		3.00		
Contact Pad Width (X8)	X1			0.30	
Contact Pad Length (X8)	Y1			0.75	
Distance Between Pads	G	0.20			


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2129A





Microchip Technology Drawing No. C04-063C Sheet 1 of 2

10-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]



	Units	N	MILLIMETERS		
Dimensior	n Limits	MIN	NOM	MAX	
Number of Pins	N		10		
Pitch	е		0.50 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.20 REF		
Overall Length	D		3.00 BSC		
Exposed Pad Length	D2	2.15	2.35	2.45	
Overall Width	E		3.00 BSC		
Exposed Pad Width	E2	1.40	1.50	1.75	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

Pin 1 visual index feature may vary, but must be located within the hatched area.
 Package may have one or more exposed tie bars at ends.

3. Package is saw singulated.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-063C Sheet 2 of 2





## **RECOMMENDED LAND PATTERN**

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E				
Optional Center Pad Width	W2			2.48	
Optional Center Pad Length	T2			1.55	
Contact Pad Spacing	C1		3.10		
Contact Pad Width (X10)	X1			0.30	
Contact Pad Length (X10)	Y1			0.65	
Distance Between Pads	G	0.20			


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2063B

10-Lead Plastic Micro Small Outline Package (UN) [MSOP]



Microchip Technology Drawing C04-021C Sheet 1 of 2

10-Lead Plastic Micro Small Outline Package (UN) [MSOP]



	N	<b>IILLIMETER</b>	S	
Dimension	l Limits	MIN	NOM	MAX
Number of Pins	Ν		10	
Pitch	е		0.50 BSC	
Overall Height	А	-	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	E	4.90 BSC		
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.08	-	0.23
Lead Width	b	0.15	-	0.33

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side. 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-021C Sheet 2 of 2

10-Lead Plastic Micro Small Outline Package (UN) [MSOP]



#### **RECOMMENDED LAND PATTERN**


	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC		
Contact Pad Spacing	С		4.40		
Overall Width	Z			5.80	
Contact Pad Width (X10)	X1			0.30	
Contact Pad Length (X10)	Y1			1.40	
Distance Between Pads	G1	3.00			
Distance Between Pads	GX	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2021A




14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Microchip Technology Drawing No. C04-065C Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]





	Units	N	<b>ILLIMETER</b>	S
Dimension Lin	nits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		1.27 BSC	
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.10	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]



# RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E		1.27 BSC		
Contact Pad Spacing	С		5.40		
Contact Pad Width	X			0.60	
Contact Pad Length	Y			1.50	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	3.90			


Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A


14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]





Microchip Technology Drawing C04-087C Sheet 1 of 2

# 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]



	Ν	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	е		0.65 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	(L1)	1.00 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.19	-	0.30	

Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]



# RECOMMENDED LAND PATTERN


	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A



#### 16-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	16		
Pitch	е	0.65 BSC		
Overall Height	А	0.80 0.90 1.00		
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	4.00 BSC		
Exposed Pad Width	E2	2.50 2.65 2.80		
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2.50	2.65	2.80
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.30 0.40 0.50		0.50
Contact-to-Exposed Pad	K	0.20	_	_

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-127B

16-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4x0.9mm Body [QFN]



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			2.50
Optional Center Pad Length	T2			2.50
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X16)	X1			0.35
Contact Pad Length (X16)	Y1			0.80
Distance Between Pads	G	0.30		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2127A

# APPENDIX A: REVISION HISTORY

## **Revision D (July 2014)**

The following is a list of modifications:

- 1. Updated the title of the document.
- Added the High Gain-Bandwidth Op Amp Portfolio table and updated all sections on page 1.

## **Revision C (June 2011)**

The following is a list of modifications:

 Added the 2x3 TDFN (8L) package option for MCP651, SOT-23 (5L) package for MCP651S and SOT-23 (6L) package option for MCP653 and the related information throughout the document.

## **Revision B (March 2011)**

The following is a list of modifications:

- 1. Added the MCP654 and MCP659 amplifiers to the product family and the related information throughout the document.
- 2. Added the corresponding SOIC (14L), TSSOP (14L) and QFN (16L) package options and related information.

## **Revision A (April 2009)**

• Original Release of this Document.

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	-X /XX	Examples:	
	erature Package	,	Tape and Reel, Extended Temperature, 5LD SOT package.
Device:	MCP651: Single Op Amp MCP651T: Single Op Amp (Tape and Reel) (SOIC) MCP651S: Single Op Amp (SOT) MCP652: Dual Op Amp	c) MCP651T-E/MNY:	Tape and Reel, Extended Temperature, 8LD SOIC package. Tape and Reel, Extended Temperature, 8LD TDFN package.
	MCP652T:Dual Op Amp (Tape and Reel) (DFN and SOIC)MCP653T:Single Op Amp (Tape and Reel) (SOT)MCP654:Quad Op AmpMCP654T:Quad Op Amp (Tape and Reel) (TSSOP and	e) MCP652T-E/SN:	Tape and Reel, Extended Temperature, 8LD DFN package. Tape and Reel, Extended Temperature,
	SOIC) MCP655: Dual Op Amp MCP655T: Dual Op Amp (Tape and Reel) (DFN and MSOP) MCP659: Quad Op Amp	f) MCP653T-E/CHY:	8LD SOIC package. Tape and Reel, Extended Temperature, 6LD SOT package.
	MCP659T: Quad Op Amp (Tape and Reel) (QFN)	5,	Tape and Reel, Extended Temperature, 14LD SOIC package.
Temperature Range:	$E = -40^{\circ}C \text{ to } +125^{\circ}C$	,	Tape and Reel, Extended Temperature, 14LD TSSOP package. Tape and Reel,
Package:	OT=Plastic Small Outline, (2x3 SOT), 5-leadCHY=Plastic Small Outline, (2x3 SOT), 6-leadSN=Plastic Small Outline, (3.90 mm), 8-leadMNY=Plastic Dual Flat, (2x3 TDFN), 8-leadMF=Plastic Dual Flat, No Lead (3x3 DFN), 8-lead, 10-leadUN=Plastic Micro Small Outline, (MSOP), 10-leadST=Plastic Thin Shrink Small Outline, (4.4 mm), 14-leadSL=Plastic Small Outline, Narrow, (3.90 mm), 14-leadML=Plastic Quad Flat, No Lead Package, (4x4x0.9 mm), 16-lead	<ul><li>j) MCP655T-E/UN:</li><li>k) MCP659T-E/ML:</li></ul>	Extended Temperature, 10LD DFN package. Tape and Reel, Extended Temperature, 10LD MSOP package. Tape and Reel, Extended Temperature, 16LD QFN package.
	* Y = Nickel palladium gold manufacturing designator. Only available on the TDFN package.		

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-393-8

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.

# **Worldwide Sales and Service**

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115

Fax: 86-571-8792-8116 China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Chicago

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509