TLV354x 200-MHz, Rail-to-Rail I/O, CMOS Operational Amplifiers for Cost-Sensitive Systems

1 Features

- Wide-Bandwidth Amplifier for Cost-Sensitive Systems
- Unity-Gain Bandwidth: 200 MHz
- High Slew Rate: 150 V/μs
- Low Noise: 7.5 nV/√Hz
- Rail-to-Rail I/O
- High Output Current: > 100 mA
- Excellent Video Performance:
 - Diff Gain: 0.02%, Diff Phase: 0.09°
 - 0.1-dB Gain Flatness: 40 MHz
- Low Input Bias Current: 3 pA
- Quiescent Current: 5.2 mA
- Thermal Shutdown
- Supply Range: 2.5 V to 5.5 V

2 Applications

- High-Resolution ADC Driver Amplifiers
- IR Touch
- Low-Voltage, High-Frequency Signal Processing
- Video Processing
- Base Transceiver Stations
- Optical Networking, Tunable Lasers
- Photodiode Transimpedance Amplifiers
- Barcode Scanners
- Fast Current-Sensing Amplifiers
- Ultrasound Imaging



Figure 1. Simplified Schematic

3 Description

The TLV3541, TLV3542 and TLV3544 are single-, dual-, and quad-channel, low-power (5.2-mA per channel), high-speed, unity-gain stable, rail-to-rail input/output operational amplifiers (op amps) designed for video and other applications that require wide bandwidth.

Consuming only 6.5 mA (maximum) of supply current, these devices feature 200-MHz gain-bandwidth product, 150-V/ μ s slew rate, and a low 7.5 nV/ \sqrt{Hz} of input noise at f = 1 MHz. The combination of high bandwidth, high slew rate, and low noise make the TLV354x family suitable for low voltage, high-speed signal conditioning systems.

The TLV354x series of op amps are optimized for operation on single or dual supplies as low as 2.5 V (\pm 1.25 V) and up to 5.5 V (\pm 2.75 V). Common-mode input range extends beyond the supplies. The output swing is within 100 mV of the rails, and supports a wide dynamic range.

The TLV354x devices are specified from -40°C to +125°C. The TLV354x family can be used as a plugin replacement for many commercially available wide bandwidth op amps.

L					
PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TL\/2544	SOIC (8)	3.91 mm × 4.90 mm			
1203341	SOT-23 (5)	2.90 mm × 1.60 mm			
	SOIC (8)	3.91 mm × 4.90 mm			
1LV3042	VSSOP (8)	3.00 mm × 3.00 mm			
	SOIC (14)	8.65 mm × 3.91 mm			
1 L V 3044	TSSOP (14)	5.00 mm × 4.40 mm			

Device Information(1)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings 5
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information: TLV3541 6
	6.5	Thermal Information: TLV3542 6
	6.6	Thermal Information: TLV3544 6
	6.7	Electrical Characteristics: $V_S = 2.7$ V to 5.5 V Single- Supply
	68	Typical Characteristics 9
7	Deta	ailed Description
'		
	7.1	Overview
	7.2	Functional Block Diagram 13
	7.3	Feature Description 14
	7.4	Device Functional Modes 18

8	Арр	lication and Implementation	19
	8.1	Application Information	19
	8.2	Typical Application	19
	8.3	System Examples	20
9	Pow	er Supply Recommendations	21
	9.1	Input and ESD Protection	21
10	Lay	out	22
	10.1	Layout Guidelines	22
	10.2	Layout Example	22
11	Dev	ice and Documentation Support	23
	11.1	Documentation Support	23
	11.2	Related Links	23
	11.3	Receiving Notification of Documentation Updates	23
	11.4	Community Resources	23
	11.5	Trademarks	23
	11.6	Electrostatic Discharge Caution	23
	11.7	Glossary	23
12	Mec	hanical, Packaging, and Orderable	
	Info	mation	24

4 Revision History

DATE	REVISION	NOTES
October 2016	*	Initial release.

5 Pin Configuration and Functions





(1) NC means no internal connection.

Pin Functions: TLV3541

PIN		1/0	DESCRIPTION	
NAME	DBV (SOT-23)	D (SOIC)	1/0	DESCRIPTION
–IN	4	2	Ι	Inverting input
+IN	3	3	I	Noninverting input
NC	—	1, 5, 8	—	No internal connection (can be left floating)
OUT	1	6	0	Output
V–	2	4	—	Negative (lowest) supply
V+	5	7	—	Positive (highest) supply

TLV3542: DGK and D Packages 8-Pin VSSOP, SOIC



Pin Functions: TLV3542

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
–IN A	2	I	Inverting input, channel A	
+IN A	3	I	Noninverting input, channel A	
–IN B	6	I	Inverting input, channel B	
+IN B	5	I	Noninverting input, channel B	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
V–	4	_	Negative (lowest) supply	
V+	8	_	Positive (highest) supply	



Pin Functions: TLV3544

	PIN			
	TLV	3544	1/0	DESCRIPTION
NAME	D (SOIC)	PW (TSSOP)		
–IN A	2	2	I	Inverting input, channel A
–IN B	6	6	I	Inverting input, channel B
–IN C	9	9	I	Inverting input, channel C
–IN D	13	13	I	Inverting input, channel D
+IN A	3	3	I	Noninverting input, channel A
+IN B	5	5	I	Noninverting input, channel B
+IN C	10	10	I	Noninverting input, channel C
+IN D	12	12	I	Noninverting input, channel D
OUT A	1	1	0	Output, channel A
OUT B	7	7	0	Output, channel B
OUT C	8	8	0	Output, channel C
OUT D	14	14	0	Output, channel D
V–	11	11	_	Negative (lowest) supply
V+	4	4	_	Positive (highest) supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
) (altana	Supply voltage, V+ to V-		7.5	V
voitage	Signal input terminals ⁽²⁾	(V–) – (0.5)	(V+) + 0.5	V
Current	Signal input terminals ⁽²⁾	-10	10	mA
Current	Output short circuit ⁽³⁾	Contir	nuous	
	Operating, T _A	-55	150	°C
Temperature	Junction, T _J	-65	150	°C
	Storage, T _{stg}		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	1000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\rm (2)}$	250	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Vs	Supply voltage, V- to V+	2.5	5.5	V
	Specified temperature range	-40	125	°C

TLV3541, TLV3542, TLV3544 SBOS756-OCTOBER 2016

6.4 Thermal Information: TLV3541

		TLV3		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DBV (SOT-23)	UNIT
		8 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123.8	216.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	68.7	84.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64.5	43.1	°C/W
τιΨ	Junction-to-top characterization parameter	23.0	3.8	°C/W
Ψјв	Junction-to-board characterization parameter	64.0	42.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

6.5 Thermal Information: TLV3542

		TLV	TLV3542		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance	113.9	175.9	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	60.4	67.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	54.1	97.1	°C/W	
ΨJT	Junction-to-top characterization parameter	17.1	9.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	53.6	95.5	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

6.6 Thermal Information: TLV3544

		TLV	/3544	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	-
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	83.8	92.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	70.7	27.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	59.5	33.6	°C/W
ΨJT	Junction-to-top characterization parameter	11.6	1.9	°C/W
Ψјв	Junction-to-board characterization parameter	37.7	33.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

6.7 Electrical Characteristics: $V_s = 2.7 V$ to 5.5 V Single-Supply

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE				L. L	
V _{OS}	Input offset voltage	$V_S = 5 V$, at $T_A = 25^{\circ}C$		±2	±10	mV
dV _{OS} /dT	Input offset voltage vs temperature	$V_{\rm S} = 5 \text{ V}$, at $T_{\rm A} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		±4.5		μV/°C
PSRR	Input offset voltage vs power supply	$V_{\rm S} = 2.7$ V to 5.5 V, $V_{\rm CM} = (V_{\rm S} / 2) - 0.55$ V	60	70		dB
INPUT BI	AS CURRENT					
IB	Input bias current			3		pА
los	Input offset current			±1		pA
NOISE	•	1				•
en	Input voltage noise density	f = 1 MHz		7.5		nV/√Hz
i _n	Current noise density	f = 1 MHz		50		fA/√Hz
	OLTAGE RANGE	1 1				
V _{CM}	Common-mode voltage range		(V-) - 0.1		(V+) + 0.1	V
CMRR Common-mode rejection ratio		$V_{S} = 5.5 \text{ V}, -0.1 \text{ V} < V_{CM} < 3.5 \text{ V},$ at $T_{A} = 25^{\circ}\text{C}$	66	80		dB
		$V_{S} = 5.5 \text{ V}, -0.1 \text{ V} < V_{CM} < 5.6 \text{ V},$ at $T_{A} = 25^{\circ}\text{C}$	56	68		dB
INPUT IM	IPEDANCE	· · · · ·			1	
	Differential			10 ¹³ 2		Ω pF
	Common-mode			10 ¹³ 2		Ω pF
OPEN-LC	DOP GAIN	· · · · ·			1	
A _{OL}	Open-loop gain	$V_{S} = 5 V, 0.3 V < V_{O} < 4.7 V,$ at $T_{A} = 25^{\circ}C$	92	108		dB
FREQUE	NCY RESPONSE					
f_3dB	Small-signal bandwidth	At G = +1, V_O = 10 mV R _F = 25 Ω		200		MHz
500	0	At G = +2, V_0 = 10 mV		90		MHz
GBW	Gain-bandwidth product	G = +10		100		MHz
f _{0.1dB}	Bandwidth for 0.1-dB gain flatness	At G = +2, V_0 = 10 mV		40		MHz
0.5		V _S = 5 V, G = +1, 4-V step		150		V / μs
SR	Slew rate	V _S = 5 V, G = +1, 2-V step		130		V / μs
	Rise-and-fall time	At G = +1, V_O = 200 m V_{PP} , 10% to 90%		2		ns
		At G = +1, V_O = 2 V_{PP} , 10% to 90%		11		ns
	Cottling time	0.1%, V _S = 5 V, G = +1, 2-V output step		30		ns
	Setting time	0.01%, V _S = 5 V, G = +1, 2-V output step		60		ns
	Overload recovery time	$V_{IN} \times Gain = V_S$		5		ns

Electrical Characteristics: $V_s = 2.7 V$ to 5.5 V Single-Supply (continued)

at T_A = 25°C, R_F = 0 $\Omega,$ R_L = 1 k\Omega, and connected to V_S / 2 (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN TYP	MAX	UNIT
FREQU	JENCY RESPONSE, co	ntinued	J J			
	Harmonic distortion Harmonic Third harmonic		At G = +1, f = 1 MHz, V_0 = 2 V_{PP} , R _L = 200 Ω , V_{CM} = 1.5 V	-75		dBc
			At G = +1, f = 1 MHz, $V_O = 2 V_{PP}$, R _L = 200 Ω , $V_{CM} = 1.5 V$	-83		dBc
	Differential gain er	ror	NTSC, $R_L = 150 \Omega$	0.02%		
	Differential phase	error	NTSC, R _L = 150 Ω	0.09		0
	Channel-to-	TLV3542		-100		dB
	channel crosstalk	TLV3544	T = 5 MHZ	-84		dB
OUTPU	JT				+	
	Voltage output swi	ng from rail	$V_{S} = 5 V$, $R_{L} = 1 k\Omega$ at $T_{A} = 25^{\circ}C$	0.1	0.3	V
I _O	Output current, sin quad ⁽¹⁾⁽²⁾	gle, dual,	V _S = 5 V	100		mA
			V _S = 3 V	50		mA
	Closed-loop outpu	t impedance	f < 100 kHz	0.05		Ω
R _O	Open-loop output resistance			35		Ω
POWER	R SUPPLY					
Vs	Specified voltage r	ange		2.7	5.5	V
	Operating voltage	range		2.5	5.5	V
IQ	Quiescent current	(per amplifier)	At $T_A = 25^{\circ}C$, $V_S = 5 V$, $I_O = 0$	5.2	6.5	mA
TEMPE	RATURE RANGE					
	Specified range			-40	125	°C
	Operating range (3	3)		-55	150	°C
	Storage range			-65	150	°C
THERM	AL SHUTDOWN					
	Shutdown tempera	ature		160		°C
	Reset from shutdo	wn		140		°C

See typical characteristic curves, Output Voltage Swing vs Output Current (Figure 14 and Figure 15). (1)

(2) Specified by design.
(3) Operating in this temperature range will not damage the part. However, degraded performance may be observed.

6.8 Typical Characteristics

at $T_A = 25^{\circ}C$, $V_S = 5$ V, G = +1, $R_F = 0 \Omega$, $R_L = 1 k\Omega$, and connected to $V_S / 2$, unless otherwise noted.



Typical Characteristics (continued)



at $T_A = 25^{\circ}$ C, $V_S = 5$ V, G = +1, $R_F = 0$ Ω , $R_L = 1$ k Ω , and connected to V_S / 2, unless otherwise noted.

Typical Characteristics (continued)



at $T_A = 25^{\circ}$ C, $V_S = 5$ V, G = +1, $R_F = 0 \Omega$, $R_L = 1 k\Omega$, and connected to $V_S / 2$, unless otherwise noted.

Typical Characteristics (continued)



7 Detailed Description

7.1 Overview

The TLV354x is a CMOS, rail-to-rail I/O, high-speed, voltage-feedback operational amplifier designed for video, high-speed, and other applications. The device is available as a single, dual, or quad op amp.

The amplifier features a 100-MHz gain bandwidth and a 150-V/ μ s slew rate, but the amplifier is unity-gain stable and operates as a +1-V/V voltage follower.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Operating Voltage

The TLV354x is specified over a power-supply range of 2.7 V to 5.5 V (\pm 1.35 V to \pm 2.75 V). However, the supply voltage may range from 2.5 V to 5.5 V (\pm 1.25 V to \pm 2.75 V). Supply voltages higher than 7.5 V (absolute maximum) can permanently damage the amplifier.

Parameters that vary over supply voltage or temperature are shown in the *Typical Characteristics* section.

7.3.2 Rail-to-Rail Input

The specified input common-mode voltage range of the TLV354x extends 100 mV beyond the supply rails. This extended range is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in the *Functional Block Diagram*. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.2 V to 100 mV above the positive supply, while the P-channel pair is on for inputs from 100 mV below the negative supply to approximately (V+) - 1.2 V. There is a small transition region, typically (V+) - 1.5 V to (V+) - 0.9 V, in which both pairs are on. This 600-mV transition region can vary ±500 mV with process variation. Thus, the transition region (with both input stages on) can range from (V+) - 2.0 V to (V+) - 1.5 V on the low end, up to (V+) - 0.9 V to (V+) - 0.4 V on the high end.

A double-folded cascode adds the signal from the two input pairs and presents a differential signal to the class AB output stage.

7.3.3 Rail-to-Rail Output

A class AB output stage with common-source transistors is used to achieve rail-to-rail output. For highimpedance loads (> 200 Ω), the output voltage swing is typically 100 mV from the supply rails. With 10- Ω loads, a useful output swing can be achieved while maintaining high open-loop gain. See the typical characteristic curves, *Output Voltage Swing vs Output Current* (Figure 14 and Figure 15).

7.3.4 Output Drive

The TLV354x output stage can supply a continuous output current of ± 100 mA and yet provide approximately 2.7 V of output swing on a 5-V supply, as shown in Figure 21. For maximum reliability, it is not recommended to run a continuous DC current in excess of ± 100 mA. Refer to the typical characteristic curves, *Output Voltage Swing vs Output Current* (Figure 14 and Figure 15). For supplying continuous output currents greater than ± 100 mA, the TLV354x may be operated in parallel, as shown in Figure 22.



Figure 21. Laser Diode Driver

The TLV354x provides peak currents up to 200 mA, which corresponds to the typical short-circuit current. Therefore, an on-chip thermal shutdown circuit is provided to protect the TLV354x from dangerously high junction temperatures. At 160°C, the protection circuit shuts down the amplifier. Normal operation resumes when the junction temperature cools to below +140°C.



Figure 22. Parallel Operation

7.3.5 Video

The TLV354x output stage is capable of driving standard back-terminated 75- Ω video cables, as shown in Figure 23. By back-terminating a transmission line, the device does not exhibit a capacitive load to its driver. A properly back-terminated 75- Ω cable does not appear as capacitance; the device presents a 150- Ω resistive load to the TLV354x output.



Figure 23. Single-Supply Video Line Driver

The TLV3542 can be used as an amplifier for RGB graphic signals, which have a voltage of zero at the video black level, by offsetting and AC-coupling the signal. See Figure 24.



(1) Source video signal offsets 300 mV above ground to accommodate op amp swing-to-ground capability.

Figure 24. RGB Cable Driver

7.3.6 Driving Analog-to-Digital Converters

The TLV354x series op amps offer 60 ns of settling time to 0.01%, making them a good choice for driving highand medium-speed sampling A/D converters and buffering reference circuits. The TLV354x series provide an effective means of buffering the A/D converter input capacitance and resulting charge injection while providing signal gain. For applications requiring high DC accuracy, TI recommends using the OPA350 series.

Figure 25 illustrates the TLV3541 driving an A/D converter. With the TLV3541 in an inverting configuration, a capacitor across the feedback resistor can filter high-frequency noise in the signal.



Figure 25. The TLV3541 in Inverting Configuration Driving the ADS7816

7.3.7 Capacitive Load and Stability

The TLV354x series op amps can drive a wide range of capacitive loads. However, all op amps under certain conditions may become unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability. An op amp in unity-gain configuration is most susceptible to the effects of capacitive loading. The capacitive load reacts with the device output resistance, along with any additional load resistance, to create a pole in the small-signal response that degrades the phase margin. Refer to the typical characteristic curve, *Frequency Response for Various C_L* (Figure 7) for details.

The TLV354x topology enhances the ability to drive capacitive loads. In unity gain, these op amps perform well with large capacitive loads. Refer to the typical characteristic curves, *Recommended* R_S *vs Capacitive Load* (Figure 8) and *Frequency Response vs Capacitive Load* (Figure 9) for details.

One method of improving capacitive load drive in the unity-gain configuration is to insert a $10 \cdot \Omega$ to $20 \cdot \Omega$ resistor in series with the output, as shown in Figure 26. This configuration significantly reduces ringing with large capacitive loads. See the typical characteristic curve, *Frequency Response vs Capacitive Load* (Figure 9). However, if there is a resistive load in parallel with the capacitive load, R_S creates a voltage divider. This voltage division introduces a DC error at the output and slightly reduces output swing. This error may be insignificant. For instance, with R_L = 10 k Ω and R_S = 20 Ω , there is an error of approximately 0.2% at the output.



Figure 26. Series Resistor in Unity-Gain Configuration Improves Capacitive Load Drive

7.3.8 Wideband Transimpedance Amplifier

Wide bandwidth, low input bias current, and low input voltage and current noise make the TLV354x a suitable wideband photodiode transimpedance amplifier for low-voltage, single-supply applications. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design, as shown in Figure 27, are the expected diode capacitance (including the parasitic input common-mode and differential-mode input capacitance (2 + 2) pF for the TLV354x), the desired transimpedance gain (R_F), and the Gain-Bandwidth Product (GBW) for the TLV354x (100 MHz, typical). With these three variables set, the feedback capacitor value (C_F) may be set to control the frequency response.



Figure 27. Transimpedance Amplifier

To achieve a flat, second-order, Butterworth frequency response, the feedback pole must be set as shown in Equation 1:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}}$$
(1)

Typical surface-mount resistors have a parasitic capacitance of approximately 0.2 pF that must be deducted from the calculated feedback capacitance value. Bandwidth is calculated by Equation 2:

$$f_{-3dB} = \sqrt{\frac{GBP}{2\pi R_F C_D}} Hz$$
(2)

For even higher transimpedance bandwidth, the high-speed CMOS OPA355 (200-MHz GBW) or the OPA655 (400-MHz GBW) may be used.

7.4 Device Functional Modes

The TLV354x has dual functional modes and is operational when the power-supply voltage is greater than 2.5 V (\pm 1.25 V). The maximum power-supply voltage for the TLV354x is 5.5 V (\pm 2.75 V). At +160°C, the protection circuit shuts down the amplifier. Normal operation resumes when the junction temperature cools to below +140°C.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV354x are wide bandwidth, low-noise, rail-to-rail input and output amplifiers. These devices operate from 2.5 V to 5.5 V, are unity-gain stable, and suitable for a wide range of general-purpose applications. The input common-mode voltage range includes both rails, and allows the TLV354x device to be used in any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes the device ideal for driving analog-to-digital converters (ADCs).

The TLV354x family of devices features a 200-MHz bandwidth and 150-V/ μ s slew rate with only 7.5 nV/ \sqrt{Hz} of broadband noise.

8.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier, as shown in Figure 28. An inverting amplifier takes a positive voltage on the input and outputs a signal inverted to the input, making a negative voltage of the same magnitude. In the same manner, the amplifier makes negative input voltages positive on the output. In addition, amplification can be added by selecting the input resistor R_I and the feedback resistor R_F .



Figure 28. Application Schematic

8.2.1 Design Requirements

The supply voltage must be chosen to be larger than the input voltage range and the desired output range. The limits of the input common-mode range (V_{CM}) and the output voltage swing to the rails (V_O) must be considered. For instance, this application scales a signal of ±0.5 V (1 V) to ±1.8 V (3.6 V). Setting the supply at ±2.5 V is sufficient to accommodate this application.

8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 3 and Equation 4:

$$A_{V} = \frac{V_{OUT}}{V_{IN}}$$
(3)
$$A_{V} = \frac{1.8}{-0.5} -3.6$$
(4)

Typical Application (continued)

When the desired gain is determined, select a value for R_I or R_F . Selecting a value in the kilo ohm range is desirable for general-purpose applications because the amplifier circuit uses currents in the milliamp range. This milliamp current range ensures the device does not draw too much current. The trade-off is that large resistors (100s of kilo ohms) draw the smallest current but generate the highest noise. Small resistors (100s of ohms) generate low noise but draw high current. This example uses 10 k Ω for R_I , meaning 36 k Ω is used for R_F . These values are determined by Equation 5:

$$A_V = -\frac{R_F}{R_I}$$

(5)

8.2.3 Application Curve



Figure 29. Inverting Amplifier Input and Output

8.3 System Examples

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to establish this limited bandwidth is to place an RC filter at the noninverting terminal of the amplifier, as shown in Figure 30.



Figure 30. Single-Pole, Low-Pass Filter

System Examples (continued)

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task, as shown in Figure 31. For best results, the amplifier must have a bandwidth that is eight to ten times the filter frequency bandwidth. Failure to follow this guideline can result in phase shift of the amplifier.



Figure 31. Two-Pole, Low-Pass, Sallen-Key Filter

9 Power Supply Recommendations

The TLV354x family is specified from 2.7 V to 5.5 V (\pm 1.35 V to \pm 2.75 V), although the devices can operate from 2.5 V to 5.5 V (\pm 1.25 V to \pm 2.75 V); many specifications apply from –40°C to +125°C. *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 7.5 V can permanently damage the device. (See the *Absolute Maximum Ratings* table).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Guidelines*.

9.1 Input and ESD Protection

The TLV354x family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA, as stated in the *Absolute Maximum Ratings* table. Figure 32 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input, which must be kept to a minimum in noise-sensitive applications.



Figure 32. Input Current Protection

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise propagates into analog circuitry through the power pins of the circuit as a whole and the
 operational amplifier. Use bypass capacitors to reduce the coupled noise by providing low-impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are typically devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keep R_F and R_G close to the inverting input to minimize parasitic capacitance, as shown in Figure 33.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example



(Schematic Representation)



Figure 33. Operational Amplifier Board Layout for Noninverting Configuration

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

TI recommends using the following reference documents for the TLV354x device. All are available for download at www.ti.com unless otherwise noted.

- Handbook of Operational Amplifier Applications (SBOA092).
- Analog Engineer's Pocket Reference (SLYW038).

11.2 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV3541	Click here	Click here	Click here	Click here	Click here
TLV3542	Click here	Click here	Click here	Click here	Click here
TLV3544	Click here	Click here	Click here	Click here	Click here

Table 1. Related Links

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM

14-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins P	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV3541IDR	PREVIEW	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL3541	
TLV3542IDR	PREVIEW	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL3542	

14-Oct-2016

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3541IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV3542IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

14-Oct-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3541IDR	SOIC	D	8	2500	367.0	367.0	35.0
TLV3542IDR	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.