# TPS56339 4.5-V to 24-V Input, 3-A Output Synchronous Buck Converter


## 1 Features

- Input voltage range: 4.5 V to 24 V
- Output voltage range: 0.8 V to 16 V
- 3-A maximum continuous output current
- Fixed 500-kHz switching frequency
- Support up to 97% duty cycle
- Integrated 70-m $\Omega$  and 35-m $\Omega$  MOSFETs
- Typical 3-μA shutdown current
- Typical 98-μA quiescent current
- Internal 5-ms soft-start
- Internal loop compensation for ease use
- Cycle-by-cycle current limit for both high-side and low-side MOSFETs
- Non-latched UVP, UVLO and TSD protections
- SOT-23 (6) package
- Create a custom design using TPS56339 with the WEBENCH<sup>®</sup> Power Designer

## 2 Applications

- 12-V, 19-V distributed power-bus supply
- Industrial applications
  - Video surveillance and security systems
  - Appliance
- Consumer application
  - Digital TV and LCD monitors
  - Wireless and intelligent speakers

#### **Simplified Schematic**



### 3 Description

The TPS56339 is a 4.5-V to 24-V input voltage range, 3-A synchronous buck converter. The device includes two integrated switching MOSFETs, internal loop compensation and 5-ms internal soft-start to reduce component count. By employing the SOT-23 (6) package, the device achieves the high power density and offers small footprint on PCB.


The TPS56339 employs Advanced Emulated Current Mode (AECM) control that can get fast transient response with fixed frequency. The internal adaptive loop adjustment eliminates the need for external compensation over a wide voltage output range.

Cycle-by-cycle current limit on the high-side protects the device in current overload conditions and is enhanced by a low-side sourcing current limit which prevents current runaway. Hiccup protection will be triggered under undervoltage and thermal shutdown protections.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS56339	SOT-23 (6)	1.60 mm × 2.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



#### **TPS56339 Efficiency**

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Timing Requirements 5
	6.7	Typical Characteristics 6
7	Deta	ailed Description
	7.1	Overview
	7.2	Functional Block Diagram 10
	7.3	Feature Description 11


	7.4	Device Functional Modes 14
	7.5	Light-Load Operation 14
8	Арр	lication and Implementation 15
	8.1	Application Information 15
	8.2	Typical Application 15
9	Pow	er Supply Recommendations 21
10	Lay	out 22
	10.1	Layout Guidelines 22
	10.2	Layout Example 22
11	Dev	ice and Documentation Support 24
	11.1	Receiving Notification of Documentation Updates 24
	11.2	Related Links 24
	11.3	Community Resources 24
	11.4	Trademarks 24
	11.5	Electrostatic Discharge Caution 24
	11.6	Glossary 24
12		hanical, Packaging, and Orderable mation

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (November 2018) to Revision A		
•	Changed marketing status from Advance Information to initial release.	1

# 5 Pin Configuration and Functions



#### **Pin Functions**

Р	IN	I/O <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	1/0(*)	DESCRIPTION	
воот	6	0	A 30- $\Omega$ boot resistor and a 0.1- $\mu$ F bootstrap cap are required between BOOT and SW. The voltage on this cap carries the gate drive voltage for the high-side MOSFET.	
EN	5	I	ble pin. Float to enable. Adjust the input undervoltage lockout with two resistors.	
FB	4	I	erter feedback input. Connect to output voltage with feedback resistor divider.	
GND	1	G	Ground pin. Source terminal of low-side MOSFET as well as the ground terminal for controller circuit. Connect sensitive FB to this GND at a single point.	
SW	2	0	Switch node connection between high-side MOSFET and low-side MOSFET.	
VIN	3	I	Input voltage supply pin. The drain terminal of high-side MOSFET.	

(1) I = Input, O = Output, G = GND

# 6 Specifications

## 6.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input voltages	VIN	-0.3	26	
	EN	-0.3	6	V
Input voltages	BOOT	-0.3	SW+6	
	FB	-0.3	6	
	BOOT-SW	-0.3	6	
Output voltages	SW	-0.3	26	V
	SW (<10 ns transient)	-3	26	
TJ	Operating junction temperature <sup>(2)</sup>	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Operating at junction temperatures greater than 125°C, although possible, degrades the lifetime of the device.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM MAX	UNIT
	V <sub>IN</sub>	4.5	24	V
Input voltage	EN	-0.1	5.5	V
	FB	-0.1	5.5	V
Output weltere	BOOT-SW	-0.1	5.5	V
Output voltage	SW	4.5         24         V           -0.1         5.5         V           -0.1         5.5         V	V	
Ouput Current	IOUT	0	3	А
Temperature	Operating junction temperature, $T_J$	-40	125	°C

(1) Conditions for which the device is intended to be functional, but do not ensure specific performance limits.

#### 6.4 Thermal Information

		TPS56339	
	THERMAL METRIC <sup>(1)</sup>	DDC (SOT23)	UNIT
		6 PINS	
$R_{\theta JA}^{(2)(3)}$	Junction-to-ambient thermal resistance	119.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	58.1	°C/W
$R_{ heta JB}$	Junction-to-board thermal resistance	36.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953

(2) The value of R<sub>0JA</sub> given in this table is only valid for comparison with other packages and can not be used for design purposes. These values were simulated on a standard JEDEC board. They do not represent the performance obtained in an actual application.

(3) The real  $R_{BJA}$  on TPS56339EVM is about 62.4 °C/W, test condition:  $V_{IN} = 19 \text{ V}$ ,  $V_{OUT} = 5 \text{ V}$ ,  $I_{OUT} = 3 \text{ A}$ ,  $T_A = 25 \text{ °C}$ .

### **Thermal Information (continued)**

		TPS56339	
	THERMAL METRIC <sup>(1)</sup>	DDC (SOT23)	UNIT
		6 PINS	
$\Psi_{JT}$	Junction-to-top characterization parameter	9.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	36.2	°C/W

## 6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature (T<sub>J</sub>) range of -40°C to +125°C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$  °C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply:  $V_{IN} = 4.5$  V to 24 V.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
POWER SU	PPLY (VIN PIN)	- <u>'</u>				
V <sub>IN</sub>	Operation input voltage		4.5		24	V
l <sub>Q</sub>	Non switching quiescent current	First power on with no load, then force $V_{FB}$ to 1.2 V, $V_{IN}$ = 12 V		98		μA
I <sub>SHDN</sub>	Shutdown supply current	$V_{IN} = 12 \text{ V}, V_{EN} = 0 \text{ V}$		3		μA
VIN_UVLO	Undervoltage lockout thresholds	VIN Rising threshold	3.9	4.2	4.4	V
VIN_UVLO	Ondervoltage lockout intestiolds	VIN Falling threshold	3.5	3.7	3.9	V
ENABLE (EI	N PIN)					
V <sub>EN_RISE</sub>	Enable threshold	EN rising threshold		1.18	1.28	V
V <sub>EN_FALL</sub>	Enable Infestiold	EN falling threshold	1.08	1.12		V
I <sub>EN_INPUT</sub>	Input current	V <sub>EN</sub> = 1.0 V		1.2		μA
I <sub>EN_HYS</sub>	Hysteresis current	V <sub>EN</sub> = 1.5 V		3.1		μA
VOLTAGE R	REFERENCE (FB PIN)					
V <sub>REF</sub> R	Deference veltage	T <sub>J</sub> = 25 °C	0.790	0.802	0.814	V
	Reference voltage	T <sub>J</sub> = -40 °C to 125 °C	0.782	0.802	0.822	V
INTEGRATE	D MOSFETS					
R <sub>DS_ON_HS</sub>	High-side MOSFET On-resistance	$T_J = 25 \text{ °C}, V_{BOOT-SW} = 5 \text{ V}$		70		mΩ
R <sub>DS_ON_LS</sub>	Low-side MOSFET On-resistance	T <sub>J</sub> = 25 °C, V <sub>IN</sub> = 12 V		35		mΩ
CURRENT L	IMIT					
I <sub>HS_LIMIT</sub>	High-side MOSFET current limit		3.9	4.7	5.4	А
I <sub>LS_LIMIT</sub>	Low-side MOSFET current limit	V <sub>IN</sub> = 12 V	2.7	3.6	4.7	А
OUTPUT UN	IDERVOLTAGE PROTECTION					
N/	Output UVP threshold	Hiccup detect (H $\rightarrow$ L)		62.5		%
V <sub>UVP_HYS</sub>	Hysteresis			5		%
BOOT UVLC	)					
V <sub>BOOT-SW</sub>	BOOT UVLO threshold			2.2		V
OSCILLATO	R				·	
f <sub>SW</sub>	Switching frequency		420	500	600	KHz
THERMAL S	HUTDOWN					
T <sub>SHDN</sub> <sup>(1)</sup>	Thermal shutdown threshold			160		°C
T <sub>HYS</sub> <sup>(1)</sup>	Hysteresis			20		°C

(1) Not production tested

## 6.6 Timing Requirements

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of -40°C to +125°C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25 °C, and are provided for reference purposes only. Unless otherwise stated, the following

## **Timing Requirements (continued)**


Limits apply over the recommended operating junction temperature (T<sub>J</sub>) range of -40°C to +125°C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25 °C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply:  $V_{IN}$  = 4.5 V to 24 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ON TIMER CONTROL							
T <sub>ON_MIN</sub> <sup>(1)</sup>	Minimum on time			55		ns	
T <sub>ON_MAX</sub>	Maximum on time			5		μs	
T <sub>OFF_MIN</sub>	Minimum off time			115		ns	
SOFT STAF	RT						
T <sub>SS</sub>	Internal soft-start time			5		ms	
OUTPUT UI	NDERVOLTAGE PROTECTION						
T <sub>HIC_WAIT</sub>	Hiccup on time			120		μs	
T <sub>HIC_RE</sub>	Hiccup time before restart			38		ms	

(1) Not production tested


# 6.7 Typical Characteristics

V<sub>IN</sub> = 12 V (unless otherwise noted)




## **Typical Characteristics (continued)**

 $V_{IN} = 12 V$  (unless otherwise noted)



# **Typical Characteristics (continued)**

 $V_{IN} = 12 V$  (unless otherwise noted)



## 7 Detailed Description

#### 7.1 Overview

The TPS56339 is a 24-V, 3-A, synchronous buck (step-down) converter with two integrated n-channel MOSFETs. The device implements an AECM control which can get fast transient response with fixed frequency. The fast transient response results in low voltage drop and the fixed frequency brings a better jitter permanence and predictable frequency for EMI design. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.


The TPS56339 is designed for safe monotonic start-up into pre-biased loads. The default start-up is when VIN is typically 4.5 V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage undervoltage lockout (UVLO) with two external resistors. In addition, the EN pin can be floating for the device to operate with the internal pull-up current. The total operating current for the device is approximately 98  $\mu$ A when not switching and under no load. When the device is disabled, the supply current is approximately 3  $\mu$ A. The integrated 70-m $\Omega$  high-side MOSFET and 35-m $\Omega$  allow for high efficiency power supply designs with continuous output currents up to 3 A.

The TPS56339 reduces the external component count by integrating the boot recharge circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and SW pins. The boot capacitor voltage is monitored by a BOOT to SW UVLO (BOOT-SW UVLO) circuit allowing SW pin to be pulled low to recharge the boot capacitor. The device has a on-time extension function with a maximum on time of 5  $\mu$ s to keep the boot capacitor voltage higher than the preset BOOT-SW UVLO threshold which is typically 2.2 V. During low dropout operation, large duty cycle is needed. The high-side MOSFET could turn on up to 5  $\mu$ s. Then the high-side MOSFET turns off and the low-side MOSFET turns on with a minimum off time of 115 ns, supporting a maximum duty cycle of 97%.

The TPS56339 integrates output undervoltage protection. When the regulated output voltage is lower than 62.5% of the nominal voltage due to over current triggered, the undervoltage comparator is activated. 120  $\mu$ s deglitch timer later, both the high-side and low-side MOSFET turn off, the device steps into hiccup mode.

The TPS56339 has internal 5-ms soft-start time to minimize inrush currents.

# 7.2 Functional Block Diagram



## 7.3 Feature Description

# 7.3.1 Advanced Emulated Current Mode Control

The TPS56339 uses an Advanced Emulated Current Mode (AECM) control, which is an emulated current control topology. The TPS56339 uses an internal oscillator to generate clock to trigger high-side MOSFET turn on. Once the emulated inductor current ramp up trigger internal reference, the high-side MOSFET turns off and the low-side MOSFET turns on. Until the next clock coming, the low-side MOSFET turns off and the high-side MOSFET turns of again. The switching frequency is controlled by the oscillator clock and is fixed that provides ease of filter design to overcome EMI noise. The internal adaptive loop adjustment eliminates the need for external compensation over a wide voltage output range up to 16V. However, dynamic adjustment output voltage is not supported.

# 7.3.2 Enable and Adjusting Undervoltage Lockout

The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the TPS56339 begins operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters the shutdown mode.

The EN pin has an internal pull-up current source which allows the user to float the EN pin to enable the device. If an application requires control of the EN pin, use open-drain or open-collector output logic to interface with the pin.

The TPS56339 implements internal undervoltage-lockout (UVLO) circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 510 mV.

If an application requires a higher UVLO threshold on the VIN pin, the EN pin can be configured as shown in Figure 15. When using the external UVLO function, setting the hysteresis at a value greater than 510 mV is recommended.

The EN pin has a small pull-up current,  $I_p$ , which sets the default state of the EN pin to enable when no external components are connected. The pull-up current is also used to control the voltage hysteresis for the UVLO function because it increases by  $I_h$  when the EN pin crosses the enable threshold. Use Equation 1 , and Equation 2 to calculate the values of R1 and R2 for a specified UVLO threshold. Once R1, R2 were settled down, the  $V_{\text{EN}}$  voltage can be calculated by Equation 3, which should be lower than 5.5V with max  $V_{\text{IN}}$ .




Figure 15. Adjustable VIN Undervoltage Lockout

$$R_{1} - \frac{V_{SATART} \frac{V_{EN\_FALL}}{V_{EN\_RISE}} - V_{STOP}}{I_{p} \left(1 - \frac{V_{EN\_FALL}}{V_{EN\_RISE}}\right) + I_{h}}$$

(1)

#### Feature Description (continued)

$$R_{2} = \frac{R_{1} \cdot V_{EN_{FALL}}}{V_{STOP} - V_{EN_{FALL}} + R_{1} \cdot (l_{p} + l_{h})}$$
$$V_{EN} = \frac{R_{2} \cdot V_{IN} + R_{1}R_{2}(l_{p} + l_{h})}{R_{1} + R_{2}}$$

where

- I<sub>p</sub> = 1.2 μA
- I<sub>b</sub> = 3.1 µA
- V<sub>EN\_FALL</sub> = 1.12 V
- V<sub>EN RISE</sub> = 1.18 V
- V<sub>SATRT</sub>, the input voltage enabling the device
- V<sub>STOP</sub>, the input voltage disabling the device

## 7.3.3 Soft Start and Pre-Biased Soft Start

The TPS56339 has an internal 5-ms soft-start. When the EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.

The TPS56339 has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During monotonic pre-biased startup, both high-side and low-side MOSFET are not allowed to be turned on until the internal soft-start voltage is higher than FB pin voltage. This scheme ensures that the converters ramp up smoothly into regulation point.

#### 7.3.4 Voltage Reference

The voltage reference system produces a precise  $\pm 2.5\%$  voltage reference over full temperature by scaling the output of a temperature stable bandgap circuit. The typical voltage reference is designed at 0.802 V.

#### 7.3.5 Minimum ON-time, Minimum OFF-time and Frequency Foldback at Dropout Conditions

Minimum ON-time, T<sub>ON MIN</sub>, is the smallest duration of time that the high-side MOSFET can be on. T<sub>ON MIN</sub> is typically 55ns in the TPS56339. Minimum OFF-time, T<sub>OFF\_MIN</sub>, is the smallest duration that the high-side MOSFET can be off. T<sub>OFF MIN</sub> is typically 115 ns in the TPS56339. In CCM operation, T<sub>ON MIN</sub> and T<sub>OFF MIN</sub> limit the voltage conversion range given a fixed switching frequency.

The minimum duty cycle allowed is:

$$\mathsf{D}_{\mathsf{MIN}} = \mathsf{T}_{\mathsf{ON}\_\mathsf{MIN}} \times \mathsf{f}_{\mathsf{SW}} \tag{4}$$

And the maximum duty cycle allowed is:

$$D_{MAX} = 1 - T_{OFF_{MIN}} \times f_{SW}$$
(8)

In the TPS56339, a frequency foldback scheme is employed to extend the maximum duty cycle when  $T_{OFF\_MIN}$  is reached. The switching frequency decreases once longer duty cycle is needed under low VIN conditions. With the duty increase, the on time will increase, until up to the Maximum ON-time, 5 µs. Wide range of frequency foldback allows the TPS56339 output voltage stay in regulation with a much lower supply voltage V<sub>IN</sub>. This leads to a lower effective dropout voltage.

Given an output voltage, the maximum operation supply voltage can be found by:

$$V_{IN\_MAX} = \frac{V_{OUT}}{f_{SW} \cdot T_{ON\_MIN}}$$
(6)

At lower supply voltage, the switching frequency decreases once T<sub>OFF MIN</sub> is triggered. The minimum V<sub>IN</sub> without frequency foldback can be approximated by:

(2)

(3)

5)

#### Feature Description (continued)

$$V_{IN\_MIN} = rac{V_{OUT}}{(1 - f_{SW} \cdot T_{OFF\_MIN})}$$

Taking considerations of power losses in the system with heavy load operation,  $V_{IN\_MAX}$  is higher than the result calculated in Equation 6. With frequency foldback,  $V_{IN\_MIN}$  is lowered by decreased  $f_{SW}$ , as shown in Figure 16.




Figure 16. Frequency Foldback at Dropout ( $V_{OUT} = 5 V$ )

#### 7.3.6 Overcurrent and Undervoltage Protection

The TPS56339 is protected from overcurrent conditions by cycle-by-cycle current limiting on both the peak and valley of the inductor current.

During the on time of the high-side MOSFET switch, the inductor current flow through high-side FET and increases at a linear rate determined by  $V_{IN}$ ,  $V_{OUT}$ , the on-time and the output inductor value. The high-side switch current is sensed when the high-side is turned on after a set blanking time and then compared with the high-side MOSFET current limit every switching cycle. If the cross-limit event detected after the minimum On-time, the high-side MOSFET is turned off immediately and the high-side MOSFET current is limited by a clamped maximum peak current threshold  $I_{HS LIMIT}$  which is constant.

The current going through low-side MOSFET is also sensed and monitored. When the low-side MOSFET turns on, the inductor current begins to ramp down. The low-side MOSFET is not turned OFF at the end of a switching cycle if its current is above the low-side current limit  $I_{LS\_LIMIT}$ . The low-side MOSFET is kept ON for the next cycle so that inductor current keeps ramping down, until the inductor current ramps below the low-side current limit  $I_{LS\_LIMIT}$  and the subsequent switching cycle comes, the low-side MOSFET is turned OFF, and the high-side MOSFET is turned on after a dead time.

There are some important considerations for this type of overcurrent protection. The load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. When the V<sub>FB</sub> voltage falls below the UVP threshold voltage, the UVP comparator detects it. The device will shut down after the UVP delay time (typically 120  $\mu$ s) and re-start after the hiccup time (typically 38 ms). The hiccup mode helps to reduce the device power dissipation under severe overcurrent conditions.

When the over current condition is removed, the output voltage returns to the regulated value.

#### 7.3.7 Thermal Shutdown

The internal thermal shutdown circuitry forces the TPS56339 to stop switching if the junction temperature exceeds 160°C typically. The device reinitiates the power-up sequence when the junction temperature drops below 140°C typically.

(7)

### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the device. When  $V_{EN}$  is below 1.12 V (typical), the TPS56339 is in shutdown mode with a shutdown current of 3  $\mu$ A (typical). The device also employs VIN UVLO protection. If VIN voltage is below their respective UVLO level, the regulator is turned off.

#### 7.4.2 Active Mode

The TP56339 is in active mode when  $V_{EN}$  is above the precision enable threshold,  $V_{IN}$  is above its respective UVLO level. The simplest way to enable the device is to float the EN pin. This allows self startup when the input voltage is in the operating range 4.5 V to 24 V.

In active mode, depending on the load current, the device is in one of there modes:

1. Continuous Conduction Mode (CCM) with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple.

2. Discontinuous Conduction Mode (DCM) with fixed switching frequency when load current is lower than half of the peak-to-peak inductor current ripple in CCM operation.

3. Pulse Frequency Modulation Mode (PFM) when switching frequency is decreased at very light load.

#### 7.4.3 CCM Operation

CCM operation is employed in the TPS56339 when the load current is higher than half of the peak-to-peak inductor current. In CCM operation, the frequency of operation is fixed, output voltage ripple is at a minimum in this mode, and the maximum continuous output current of 3 A can be supplied by the TPS56339.

### 7.5 Light-Load Operation

The light load running includes Discontinuous Conduction Mode (DCM) and Pulse Frequency Modulation Mode (PFM).

As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between CCM and DCM. The low-side MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into DCM.

At even lighter current loads, PFM is activated to maintain high efficiency operation. The On-time is kept almost the same as it was in the CCM so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The transition point to the light load operation  $I_{OUT(LL)}$  current can be calculated in Equation 8.

$$I_{\text{OUT(LL)}} = \frac{0.75^2}{2 \cdot L_1 \cdot f_{\text{sw}}} \cdot \frac{(V_{\text{IN}} - V_{\text{OUT}}) \cdot V_{\text{OUT}}}{V_{\text{IN}}}$$

(8)

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS56339 is a highly-integrated, synchronous, step-down, DC-DC converter. This device is used to convert a higher DC input voltage to a lower DC output voltage, with a maximum output current of 3 A.

## 8.2 Typical Application

The application schematic of Figure 17 was developed to meet the requirements of the device. This circuit is available as the TPS56339EVM evaluation module. The design procedure is given in this section.




Figure 17. TPS56339 5-V, 3-A Reference Design

#### 8.2.1 Design Requirements

Table 1 shows the design parameters for this application.

PARAMETER	EXAMPLE VALUE				
Input voltage	12 V nominal, 5.5 V to 24 V				
Output voltage	5 V				
Output current rating	3 A				
Transient response, 2A load step	$\Delta V_{OUT} / V_{OUT} = \pm 5\%$				
Output ripple voltage	30 mV				
Input ripple voltage	300 mV				
Start Input Voltage (Rising Vin)	6.6 V				
Stop Input Voltage (Falling Vin)	5.7 V				
Operating frequency	500 kHz				

#### **Table 1. Design Parameters**

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS56339 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.2.2 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends using 1% tolerance or better divider resistors. Referring to the application schematic of Figure 17, start with a 10 k $\Omega$  for R7 and use Equation 9 to calculate R6. To improve efficiency at light loads consider using larger value resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the FB input current are noticeable.

$$\mathsf{R}_{6} = \frac{\mathsf{V}_{\mathsf{OUT}} - \mathsf{V}_{\mathsf{REF}}}{\mathsf{V}_{\mathsf{REF}}} \cdot \mathsf{R}_{7} \tag{9}$$

Table 2 shows the recommended components value for common output voltages.

#### 8.2.2.3 Output Inductor Selection

To calculate the value of the output inductor, use Equation 10. KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer. For this part, TI recommends the range of K<sub>IND</sub> from 30% to 50%.

$$L_{MIN} = \frac{V_{OUT}}{V_{IN\_MAX}} \cdot \frac{V_{IN\_MAX} - V_{OUT}}{K_{IND} \cdot I_{OUT} \cdot f_{SW}}$$

ī

where

• I<sub>OUT</sub> = 3 A, the rated output current of the device

(10)

For this design example, use  $K_{IND} = 50\%$  and the inductor value is calculated to be 5.28  $\mu$ H. For this design, a nearest standard value was chosen: 5.6 µH. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 11, Equation 12, and Equation 13.

$$I_{RIPPLE} = \frac{V_{OUT}}{V_{IN}MAX} \cdot \frac{V_{IN}MAX}{L_1 \cdot f_{SW}}$$
(11)

$$I_{\text{LPEAK}} = I_{\text{OUT}} + \frac{\text{'RIPPLE}}{2}$$
(12)

$$I_{LRMS} = \sqrt{I_{OUT}^2 + \frac{1}{12}I_{RIPPLE}^2}$$
(13)

For this design example, the calculated peak current is 4 A and the calculated RMS current is 3.03 A. The chosen inductor is a Vishay-Dale IHLP3232DZER5R6M11 5.6-μH. It has a saturation current rating of 7.6 A and a RMS current rating of 7.4 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

#### 8.2.2.4 Output Capacitor Selection

After selecting the inductor, the output capacitor needs to be optimized. The LC filter used as the output filter has double pole at:

$$f_{\mathsf{P}} = \frac{1}{2\pi \sqrt{\mathsf{L}_1 \cdot \mathsf{C}_{\mathsf{OUT}_{\mathsf{E}}}}}$$
(14)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. A high frequency zero introduced by internal circuit that reduces the gain roll off to -20 dB per decade and increases the phase to 90° one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of Equation 14 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement, make sure that the L1 C<sub>OUT E</sub> value meets the range of  $L1 \cdot C_{OUT E}$  value recommended in Table 2.

OUTPUT VOLTAGE <sup>(1)</sup> (V)	R6 <sup>(2)</sup> (kΩ)	R7 (kΩ)	L1 <sup>(3)</sup> (µH)	C <sub>ουτ</sub> <sup>(4)</sup> (μF)	Range of L1·C <sub>OUT_E</sub> <sup>(5)</sup> (μΗ×μF)
1.05	3.16	10.0	1.5	2×22	48 to 188
1.8	12.4	10.0	2.2	2×22	64 to 250
2.5	21.5	10.0	3.3	2×22	87 to 334
3.3	31.6	10.0	4.7	2×22	107 to 404
5	52.3	10.0	5.6	2×22	93 to 334
12	140	10.0	6.8	3×22	45 to 137

**Table 2. Recommended Component Values** 

(1) Please use the recommended L1 and C<sub>OUT</sub> combination of the higher and closest output rail for the unlisted output rails.

R6 = 0  $\Omega$  for V<sub>OUT</sub> = 0.8 V. (2)

(3) Inductance values are calculated based on V<sub>IN</sub>=19V, but they can also be used for other input voltages. Users can calculate their preferred inductance value per Equation 10. (4)

The C<sub>OUT</sub> is the sum of nominal output capacitance. Two 22-uF, 0805, 16V capacitors are

recommended for V<sub>OUT</sub> ≤ 5V, three 22-uF, 0805, 25VDC capacitors are recommended for V<sub>OUT</sub> > 5V.

(5) The C<sub>OUT\_E</sub> is the effective value after derating, the value of L1 C<sub>OUT\_E</sub> should be within in the range.

The capacitor value and ESR determines the amount of output voltage ripple. TheTPS56339 is intended for use with ceramic or other low ESR capacitors. Use Equation 15 to determine the required RMS current rating for the output capacitor.

$$I_{\text{CORMS}} = \frac{V_{\text{OUT}} \cdot (V_{\text{IN}\_\text{MAX}} - V_{\text{OUT}})}{\sqrt{12} \cdot V_{\text{IN}\_\text{MAX}} \cdot L_1 \cdot f_{\text{SW}}}$$

(15)

For this design two Murata GRM21BR61C226ME44 22-uF, 0805, 16-V output capacitors are used. From the data sheet the estimated DC derating of 51.8% at room temperature with AC voltage of 0.2V. The total output effective capacitance is approximately 22.8 µF. The value of L1·C<sub>OUT E</sub> is 127.7 µH×µF, which is within the recommended range.

(17)

#### 8.2.2.5 Input Capacitor Selection

The TPS56339 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10  $\mu$ F for the decoupling capacitor. An additional 0.1- $\mu$ F capacitor (C3) from VIN pin to ground is recommended to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS56339. The input ripple current can be calculated using Equation 16.

$$I_{\text{CIRMS}} \quad I_{\text{OUT}} \cdot \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}_{\text{MIN}}}} \cdot \frac{V_{\text{IN}_{\text{MIN}}} - V_{\text{OUT}}}{V_{\text{IN}_{\text{MIN}}}}}$$
(16)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. For this example design, a ceramic capacitor with at least a 35-V voltage rating is required to support the maximum input voltage. For this example, two Murata GRM21BR6YA106KE43L (10- $\mu$ F, 35-V, 0805, X5R) capacitors have been selected. The effective capacitance under input voltage of 12 V for each one is 0.269 x 10 = 2.69  $\mu$ F. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 17. Using the design example values,  $I_{OUT\_MAX} = 3$  A,  $C_{IN\_E} = 2 \times 2.69 = 5.38 \mu$ F,  $f_{SW} = 500$  kHz, yields an input voltage ripple of 279 mV and a RMS input ripple current of 1.48 A.

$$\Delta V_{IN} = \frac{I_{OUT\_MAX} \cdot 0.25}{C_{IN} \cdot f_{SW}} + (I_{OUT\_MAX} \cdot R_{ESR\_MAX})$$

where

R<sub>ESR MAX</sub> is the maximum series resistance of the input capacitor

## 8.2.2.6 Bootstrap Capacitor Selection


A 0.1- $\mu$ F ceramic capacitor must be connected between the BOOT to SW pin for proper operation. TI recommends to use a ceramic capacitor with X5R or better grade dielectric. The capacitor must have a 10-V or higher voltage rating. In addition, TI recommends in series one boot resistor to make the device more robust, so a 30- $\Omega$  of R3 are required to be used between BOOT to bootstrap capacitor, C4.


#### 8.2.3 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) can be adjusted using the external voltage divider network of R1 and R2. R1 is connected between VIN and the EN pin of the TPS56339 and R2 is connected between EN and GND . The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brownouts when the input voltage is falling. For the example design, the supply should turn on and start switching when the input voltage increases above 6.6 V (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 5.7 V (UVLO stop or disable). Equation 1 and Equation 2 can be used to calculate the values for the upper and lower resistor values. For the stop voltages specified the nearest standard resistor value for R1 is 174 k $\Omega$  and for R2 is 36.5 k $\Omega$ .


#### 8.2.4 Application Curves

 $V_{\text{IN}}$  = 12 V, L1= 5.6  $\mu\text{H},$   $C_{\text{OUT}}$  = 44  $\mu\text{F},$  TA = 25 °C. (unless otherwise noted)





 $V_{\text{IN}}$  = 12 V, L1= 5.6  $\mu\text{H},$  C\_{\text{OUT}} = 44  $\mu\text{F},$  TA = 25 °C. (unless otherwise noted)



 $V_{\text{IN}}$  = 12 V,  $L_{1}\text{=}$  5.6  $\mu\text{H},$   $C_{\text{OUT}}$  = 44  $\mu\text{F},$   $T_{\text{A}}$  = 25 °C. (unless otherwise noted)

# 9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 4.5 V and 24 V. This input supply must be well regulated. If the input supply is located more than a few inches from the device or converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitor. An electrolytic capacitor with a value of 47 µF is a typical choice. The 0.1-µF ceramic bypass capacitor should be as close as possible to VIN and GND pins.

# 10 Layout

## 10.1 Layout Guidelines

- 1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- 2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- 3. The 0.1-µF ceramic bypass capacitor should be as close as possible to VIN and GND pins.
- 4. Provide sufficient vias for the input capacitor and output capacitor.
- 5. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- 6. Do not allow switching current to flow under the device.
- 7. A separate VOUT path should be connected to the upper feedback resistor.
- 8. Make a Kelvin connection to the GND pin for the feedback path.
- 9. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- 10. The trace of the VFB node should be as small as possible to avoid noise coupling.
- 11. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

## 10.2 Layout Example




Figure 34. TPS56339 Top Layout Example

# Layout Example (continued)




Figure 35. TPS56339 Bottom Layout Example

# **11** Device and Documentation Support

### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS56339DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	Call TI   SN	Level-1-260C-UNLIM	-40 to 125	T6339	Samples
TPS56339DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	Call TI   SN	Level-1-260C-UNLIM	-40 to 125	T6339	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

22-Apr-2021

#### TAPE AND REEL INFORMATION






# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS56339DDCR	SOT- 23-THIN	DDC	6	3000	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TPS56339DDCT	SOT- 23-THIN	DDC	6	250	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3

# PACKAGE MATERIALS INFORMATION

22-Apr-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS56339DDCR	SOT-23-THIN	DDC	6	3000	184.0	184.0	19.0
TPS56339DDCT	SOT-23-THIN	DDC	6	250	184.0	184.0	19.0


# **DDC0006A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.

# **DDC0006A**

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.


5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# **DDC0006A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.