# 1A, 5.5V, Ultra Low Dropout Linear Regulator

## **General Description**

The RT9085A is a high performance positive voltage regulator with separated bias voltage ( $V_{BIAS}$ ), designed for applications requiring low input voltage and ultra low dropout voltage, output current up to 1A. The feature of ultra low dropout voltage is ideal for applications where output voltage is very close to input voltage. The input voltage can be as low as 0.8V and the output voltage is adjustable by an external resistive divider. The RT9085A features very low quiescent current consumption for portable applications. The device is available in the WL-CSP-6B 0.8x1.2 (BSC) package.

## **Pin Configuration**

(TOP VIEW) VOUT (A) (2) VIN ADJ/SNS (6) (6) EN GND (6) (2) BIAS

WL-CSP-6B 0.8x1.2 (BSC)

### Features

- Input Voltage Range : 0.8V to 5.5V
- Bias Voltage Range : 3V to 5.5V
- Available in Fixed and Adjustable (0.5V to 3V)
- Ultra Low Dropout Voltage : 60mV at 1A
- Accurate Output Voltage Accuracy (1%) Over Line, Load @ 25°C
- Low Bias Input Current
  - ▶ Typ 35µA in Operating Mode
  - Typ 0.5µA in Shutdown Mode
- Output Active Discharge Function
- Enable Control
- Stable with a 10µF Output Ceramic Capacitor
- RoHS Compliant and Halogen/Pb Free


## **Applications**

- Battery Powered Systems
- Portable Electronic Device
- Digital Set Top Boxes

## **Marking Information**

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

### **Simplified Application Circuit**



# **Ordering Information**


Product No.	Nominal Output Voltage	Package
RT9085A-07WSC	0.70V	
RT9085A-0GWSC	0.75V	
RT9085A-08WSC	0.80V	
RT9085A-0HWSC	0.85V	
RT9085A-09WSC	0.90V	
RT9085A-0JWSC	0.95V	
RT9085A-10WSC	1.00V	
RT9085A-1KWSC	1.05V	
RT9085A-11WSC RT9085A-1AWSC	1.10V	- WL-CSP-6B 0.8x1.2 (BSC)
	1.15V	
RT9085A-12WSC	1.20V	
RT9085A-1BWSC	1.25V	
RT9085A-13WSC	1.30V	
RT9085A-15WSC	1.50V	
RT9085A-18WSC	1.80V	
RT9085AWSC	Adjustable	

# **Functional Pin Description**


Pin No.	Pin Name	Pin Function
A1	VOUT	Regulator output pin. A $10\mu F$ capacitor should be placed directly at this pin.
A2	VIN	Regulator input pin. A 4.7 $\mu F$ capacitor should be placed directly at this pin.
B1	ADJ (ADJ devices)	Adjustable output voltage feedback input pin.
Ы	SNS (Fix Vlot devices)	Output voltage sensing input, connect to the output terminal on the PCB.
B2	EN	Chip enable pin. Pulling this pin below 0.54V turns the regulator off, reducing the quiescent current to a fraction of its operating value. This pin must not be left unconnected, connect to the RC filter after BIAS if not being used. If EN is an external signal, it suggest connect RC filter for operation. Keep $V_{EN} < V_{BIAS} + 0.5V$ to prevent malfunction.
C1	GND	Ground pin. This pin must be connected to ground.
C2	BIAS	Supply V <sub>BIAS</sub> ripple should be less than 30mV (5mV/µs) to secure safe stabilization of internal control circuitry. Apply RC filter consists of (500 to 1k) $\Omega$ + 1µF at the pin input. The V <sub>BIAS</sub> must be higher than 3V and ensure V <sub>BIAS</sub> $\geq$ V <sub>OUT</sub> + 1.6V for normal operation.

## **Functional Block Diagram**

### V<sub>OUT</sub> Fixed Version



#### VOUT Adjustable Version



## Operation

The RT9085A is using N-MOSFET pass transistor for output voltage regulation from VIN voltage. The separated bias voltage ( $V_{BIAS}$ ) power the low current internal control circuit for applications requiring low input voltage and ultra low dropout voltage.

In steady-state operation, the feedback voltage is regulated to the reference voltage by the internal regulator. When the feedback voltage signal is less than the reference, the output current passes through the power MOSFET will be increased. The extra amount of the current is sent to the output until the voltage level of ADJ pin returns to the reference. On the other hand, if the feedback voltage is higher than the reference, the power MOSFET current is decreased. The excess charge at the output can be released by the loading current.

#### Chip Enable and Shutdown

The RT9085A provides an EN pin, as an external chip enable control, to enable or disable the device. V<sub>EN</sub> below 0.54V turns the regulator off and enters the shutdown mode, while V<sub>EN</sub> above 0.93V turns the regulator on. When the regulator is shutdown, the ground current is reduced to a maximum of 1 $\mu$ A.

#### **Output Active Discharge**

When the RT9085A is operating at shutdown mode, the device has an internal active pull down circuit that connects the output to GND through a  $150\Omega$  resistor for output discharging purpose.

### **Current Limit**

The RT9085A continuously monitors the output current to protect the pass transistor against abnormal operations. When an overload or short circuit is encountered, the current limit circuitry controls the pass transistor's gate voltage to limit the output within the predefined range.

### **Over-Temperature Protection (OTP)**

The RT9085A has an over-temperature protection. When the device triggers the OTP, the device shuts down until the temperature back to normal state.

## Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN	–0.3V to 6V
Enable Input Voltage, EN	0.3V to (BIAS + 0.5V)
All Other Pins	–0.3V to 6V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
WL-CSP-6B 0.8x1.2 (BSC) (Note 2)	1.29W
WL-CSP-6B 0.8x1.2 (BSC) (Note 3)	1.25W
Package Thermal Resistance (Note 2)	
WL-CSP-6B 0.8x1.2 (BSC), θ <sub>JA</sub> (Note 2)	77°C/W
WL-CSP-6B 0.8x1.2 (BSC), θ <sub>JA</sub> (Note 3)	80°C/W
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (Note 4)	
HBM (Human Body Model)	2kV

## Recommended Operating Conditions (Note 5)

Supply Input Voltage, VIN	- 0.8V to 5.5V
Supply Input Voltage, BIAS	- 3V to 5.5V
Junction Temperature Range	40°C to 125°C

## **Electrical Characteristics**

 $(V_{BIAS} \ge 3V, and V_{BIAS} \ge V_{OUT} + 1.6V, V_{IN} = V_{OUT(NOMI)} + 0.3V, I_{OUT} = 1mA, V_{EN} = 1V, C_{IN} = 4.7\mu F, C_{OUT} = 10\mu F, C_{BIAS} = 1\mu F, T_A = 25^{\circ}C, unless otherwise specified). (Note 7)$ 

Parameter	Parameter Symbol Test Conditions		Min	Тур	Max	Unit
Operating Input Voltage Range		0.8		5.5	V	
Operating Bias Voltage Range	VBIAS		3		5.5	V
Under-Voltage	Munu	V <sub>BIAS</sub> rising	-	1.6	1	V
Lockout	Vuvlo	Hysteresis		0.2	-	V
Reference Voltage (Adj devices only)			0.49	0.5	0.51	V
Output Voltage Accuracy (Note 6)		V <sub>OUT</sub> = 0.5V, no load	-0.5		0.5	%
Output Voltage Accuracy (Note 6)		$ \begin{array}{l} 1. \ V_{OUT(NOM)} + 0.3V \leq V_{IN} \leq V_{OUT(NOM)} + 1V \\ 2. \ V_{BIAS} \geq 3V \ and \ V_{OUT(NOM)} + 1.6V \leq V_{BIAS} \\ \leq 5.5V \\ 3. \ 1mA \leq I_{OUT} \leq 1A \end{array} $	-1		1	%
VIN Line Regulation	$\Delta V LINE_VIN$	$V_{OUT(NOM)} + 0.3V \leq V_{IN} \leq 5V$		0.01		%/V
V <sub>BIAS</sub> Line Regulation	$\Delta V_{\text{BIAS}}$ VIN	$V_{BIAS} \geq 3V$ and $V_{OUT(NOM)}$ + $1.6V \leq V_{BIAS} \leq 5.5V$		0.01		%/V

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Load Regulation		$\Delta V_{LOAD}$	IOUT = 1mA to 1A		2		mV	
VIN Dropout Voltag	е	V <sub>DROP_VIN</sub>	I <sub>OUT</sub> = 1A (Note 10)		60	75	mV	
VBIAS Dropout Volt	age	VDROP_BIAS	I <sub>OUT</sub> = 1A, V <sub>IN</sub> = V <sub>BIAS</sub> (Note 8, Note 9)		1.05	1.5V	V	
Output Current Lim	nit	ILIM	VOUT = 90% of VOUT(NOM)		2000		mA	
ADJ Pin Operating (ADJ devices only)		I <sub>ADJ</sub>			0.1	0.5	μA	
Bias Pin Quiescen	t Current	I <sub>BIAS</sub>	V <sub>BIAS</sub> = 3V		35	50	μA	
Bias Pin Shutdown	Current	I <sub>BIAS(DIS)</sub>	$V_{EN} \le 0.4 \text{ V}$		0.5	1	μA	
VIN Pin Shutdown	Current	I <sub>VIN(DIS)</sub>	$V_{EN} \le 0.4 \text{ V}$		0.5	1	μA	
Enable Threshold	H-Level	VENH		0.69	0.81	0.93	V	
Voltage	L-Level	V <sub>ENL</sub>		0.54	0.68	0.87	V	
EN Pull Down Curr	rent	I <sub>EN</sub>	V <sub>EN</sub> = 5.5V, V <sub>BIAS</sub> = 5.5V		0.3		μA	
Turn-On Time		ton	From assertion of V <sub>EN</sub> to V <sub>OUT</sub> = 90% of V <sub>OUT(NOM)</sub> . V <sub>OUT(NOM)</sub> = 1V		150		μs	
Power Supply Rejection		PSRR_V <sub>IN</sub>	$V_{IN}$ to $V_{OUT}$ , f = 1kHz, I <sub>OUT</sub> = 150mA, VIN $\ge$ V <sub>OUT</sub> + 0.5V		70		dB	
Ratio (Note 11)		PSRR_VBIAS	$\label{eq:VBIAS} \begin{array}{l} V_{BIAS} \text{ to } V_{OUT}, \text{ f} = 1 \text{kHz}, \\ I_{OUT} = 150 \text{mA}, \text{ V}_{IN} \geq V_{OUT} + 0.5 \text{V} \end{array}$		70		dB	
Output Noise Volta Volt.) (Note 11)	ge (Fixed	eno_fixed	$V_{IN} = V_{OUT} + 0.5 V$ , $V_{OUT(NOM)} = 1V$ , f = 10Hz to 100kHz		60		μVrms	
Output Noise Volta devices) (Note 2		eno_adj	V <sub>IN</sub> = V <sub>OUT</sub> + 0.5V, f = 10Hz to 100kHz		30 x Vout/ V <sub>REF</sub>		μVrms	
Thermal Shutdown Threshold	I	T <sub>SD</sub>	Shutdown temperature		160		°C	
Thermal Shutdown Hysteresis	1	ΔTsd			20		°C	
Output Discharge Pull- Down		Rdisch	$V_{EN} \leq 0.4 V,  V_{OUT} = 0.5 V$		150		Ω	

- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.**  $\theta_{JA} = 77^{\circ}$ C/W is measured under natural convection (still air) at  $T_A = 25^{\circ}$ C with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC thermal measurement standard.
- Note 3.  $\theta_{JA}$  = 80°C/W is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a twolayer Richtek Evaluation Board.
- Note 4. Devices are ESD sensitive. Handling precaution is recommended.
- Note 5. The device is not guaranteed to function outside its operating conditions.
- Note 6. Adjustable devices tested at 0.5V; external resistor tolerance is not taken into account.
- Note 7. Performance guaranteed over the indicated operating temperature range by design and/or characterization.
  Production tested at T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.
- Note 8. Dropout voltage is characterized when  $V_{OUT}$  falls 3% below  $V_{OUT(Normal)}$ .
- Note 9. For output voltages below 0.9V, V<sub>BIAS</sub> dropout voltage does not apply due to a minimum Bias operating voltage of 3V.

Note 10. For adjustable devices, VIN dropout voltage tested at V<sub>OUT(NOM)</sub> = 2 x V<sub>REF</sub>.

Note 11. Guaranteed by design.

## **Typical Application Circuit**




Figure 1. Fixed Voltage Regulator




Figure 2. Adjustable Voltage Regulator

Table 1.	Recommended	External	components


Component Description		Vendor P/N
CBIAS	1μF, 16V, X5R, 0402	CGB2A1X5R1C105M033BC(TDK) GRM155R61C105MA12D(Murata)
CIN	4.7μF, 10V, X5R, 0603	C1608X5R1A475K080AE(TDK) GRM155R61A475MEAA(Murata)
**Соит	10μF, 6.3V, X5R, 0603	GRM185R60J106ME15(Murata) 0603X106M6R3(WASLIN)

\*\* : Considering the effective capacitance derated with biased voltage level, the C<sub>OUT</sub> component needs satisfy the effective capacitance at least 4.7μF or above at targeted output level for stable and normal operation.


V <sub>OUT</sub> (V)	<b>R1 (k</b> Ω)	<b>R2 (k</b> Ω)	* C <sub>FF</sub> (pF)			
0.75	20	40	120			
1	20	20	120			
1.8	20	7.69	120			
2.5	20	5				


Table 2. Suggested Component Values


\* : The feedforward capacitor C<sub>FF</sub> is optional for the optimization of transient response by increasing bandwidth and acceptable phase margin.




## **Typical Operating Characteristics**










BIAS pin Quiescent Current vs. Output Current











Load Transient Response



**Output Current Limit Protection** 



Time (2ms/Div)

## **Application Information**

The RT9085A is a low voltage, low dropout linear regulator with input voltage V<sub>IN</sub> from 0.8V to 5.5V, V<sub>BIAS</sub> from 3V to 5.5V and adjusted output voltage from 0.5V to (V<sub>IN</sub> – V<sub>DROP</sub>). Keep V<sub>EN</sub> < V<sub>BIAS</sub> + 0.5V to prevent malfunction.

#### **Output Voltage Setting**

For the RT9085A, the voltage on the ADJ pin sets the output voltage and is determined by the values of R1 and R2. The values of R1 and R2 can be calculated for any voltage using the formula given in Equation :

$$V_{OUT} = 0.5V \times \left(\frac{R1 + R2}{R2}\right)$$

Using lower values for R1 and R2 is recommended to reduces the noise injected from the ADJ pin. Note that R1 is connected from VOUT pin to ADJ pin, and R2 is connected from ADJ to GND.

#### **BIAS Pin Input**

The V<sub>BIAS</sub> supply rail that powers the LDO control circuit sinks very low current (approximately the quiescent current of the LDO), which must be higher than 3V and ensure  $V_{BIAS} \ge V_{OUT} + 1.6V$  for normal operation.

#### **Dropout Voltage**

The dropout voltage refers to the voltage difference between the VIN and VOUT pins while operating at specific output current. The dropout voltage V<sub>DROP</sub> also can be expressed as the voltage drop on the pass-FET at specific output current (I<sub>RATED</sub>) while the pass-FET is fully operating at ohmic region and the pass-FET can be characterized as an resistance R<sub>DS(ON)</sub>. Thus the dropout voltage can be defined as (V<sub>DROP</sub> = V<sub>IN</sub> - V<sub>OUT</sub> = R<sub>DS(ON)</sub> x I<sub>RATED</sub>). For normal operation, the suggested LDO operating range is (V<sub>IN</sub> > V<sub>OUT</sub> + V<sub>DROP</sub>) for good transient response and PSRR ability. Vice versa, while operating at the ohmic region will degrade the performance severely.

#### C<sub>IN</sub> and C<sub>OUT</sub> Selection

The RT9085A is designed specifically to work with low ESR ceramic output capacitor for space saving and performance consideration. Using a ceramic capacitor with effective capacitance range from  $4.7\mu$ F to  $22\mu$ F on the RT9085A output ensures stability. The input capacitor must

be located at a distance of no more than 0.5 inch from the input pin of the chip. However, a capacitor with larger value and lower ESR (Equivalent Series Resistance) is recommended since it will provide better PSRR and line transient response. Any good quality ceramic capacitor can be used,  $C_{IN} = 4.7 \mu F$  or greater is recommended.  $V_{BIAS}$  pin is suggested connecting with a 510 $\Omega$  resistor and  $C_{BIAS} = 1 \mu F$  as a low-pass filter for good noise immunity.

#### Feedback Network with Feed-forward Capacitor

The feed-forward capacitor ( $C_{FF}$ ) introduced one zero and one pole within the feedback loop, which is optional for the optimization of transient response by increasing bandwidth and acceptable phase margin. The RT9085A is designed to be stable without the external feed-forward capacitor. However, an external feed-forward capacitor also can be used, adding a 120pF external feed-forward capacitor optimizes the transient, noise, and PSRR performances.

#### **Sequencing Requirements**

The RT9085A supports power on the input V<sub>IN</sub>, V<sub>BIAS</sub>, and EN pins in any order without damage the device. However, for the output soft start procedure works as intended, it is mandatory to ensure V<sub>IN</sub>  $\geq$  V<sub>OUT</sub> + 0.1V before V<sub>BIAS</sub>  $\geq$  V<sub>OUT</sub> + 1.6V, the device enabled by V<sub>EN</sub> (V<sub>EN</sub> > V<sub>ENH</sub>) eventually. The BIAS pin supplies voltage for the LDO control circuit, and powering up V<sub>BIAS</sub> first will ensure turn on time (t<sub>ON</sub>) and output voltage accuracy to follow datasheet spec.

Figure 3 also shows the use of an RC-delay circuit that hold off  $V_{EN}$  until  $V_{BIAS}$  has ramped up to target value. This technique can also be used to drive  $V_{EN}$  from  $V_{IN}$ . An external control signal can also be used to enable the device after  $V_{IN}$  and  $V_{BIAS}$  are present.




Figure 3. Soft-Start Delay Using an RC Circuit to Enable the Device

#### **Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$ 

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WL-CSP-6B 0.8x1.2 (BSC) package, the thermal resistance,  $\theta_{JA}$ , is 77°C/W on a standard JEDEC high effective-thermal-conductivity four-layer test board and the thermal resistance.  $\theta_{JA}$ , is 80°C/W on a two-layer Richtek evaluation board. The maximum power dissipation at  $T_A = 25^{\circ}$ C can be calculated as below :

 $P_{D(MAX)}$  = (125°C - 25°C) / (77°C/W) = 1.29W for a standard JEDEC four-layer test board.

 $P_{D(MAX)}$  = (125°C - 25°C) / (80°C/W) = 1.25W for a two-layer Richtek evaluation board.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(\text{MAX})}$  and the thermal

resistance,  $\theta_{JA}$ . The derating curves in Figure 4 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 4. Derating Curve of Maximum Power Dissipation

#### Layout Considerations

For best performance of the RT9085A, the PCB layout suggestions below are highly recommend.

- All circuit components placed on the same side and as near to the respective LDO pin as possible, place the ground return path connection to the input and output capacitor.
- The ground plane connected by a wide copper surface for good thermal dissipation.
- Using vias and long power traces for the input and output capacitors connection is discouraged and have negatively affects on performance.

Figure 5 shows an example for the layout reference that reduce conduction trace loop, helping inductive parasitic minimize, load transient reduction and good circuit stability.





Figure 5. PCB Layout Guide


# **Outline Dimension**



Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
А	0.500	0.600	0.020	0.024	
A1	0.170	0.230	0.007	0.009	
b	0.240	0.300	0.009	0.012	
D	1.160	1.240	0.046	0.049	
D1	0.800		0.0	31	
E	0.760	0.840	0.030	0.033	
E1	0.400		0.016		
е	0.400		0.0	016	

6B WL-CSP 0.8x1.2 Package (BSC)

## **Footprint Information**



Package	Number of	Туре	Footprint Dimension (mm)			Tolerance
	Pin		е	А	В	Tolerance
WL-CSP0.8*1.2-6(BSC)	6	NSMD	0.400	0.240	0.340	±0.025
	0	SMD 0.	0.400	0.270	0.240	±0.025

## **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.