# TPS37xx Dual-Channel, Low-Power, High-Accuracy Voltage Detectors


#### **Features**

- Two-Channel Detectors in Small Packages
- High-Accuracy Threshold and Hysteresis: 1.0%
- Low Quiescent Current: 2 µA (tvp)
- Adjustable Detection Voltage Down to 1.2 V
- Multiple Hysteresis Options:
  - 0.5%, 1%, 5%, and 10%
- Temperature Range: -40°C to 125°C
- Push-Pull (TPS3779) and Open-Drain (TPS3780) **Output Options**
- Available in µSON and SOT23 Packages

# **Applications**

- DSP, Microcontroller, and Microprocessor **Applications**
- Portable Medical Devices
- **Building Automation**
- Set-Top Boxes
- Solid-State Drives
- Notebook and Desktop Computers
- Portable and Battery-Powered Products
- **Power-Supply Sequencing Applications**

### Sense Threshold (V<sub>IT+</sub>) Deviation versus **Temperature**



## 3 Description

The TPS3779 and TPS3780 are a family of highaccuracy, two-channel voltage detectors with lowpower and small solution size. The SENSE1 and SENSE2 inputs include hysteresis to reject brief glitches, ensuring stable output operation without false triggering. This family offers different factory-set hysteresis options of 0.5%, 1%, 5%, or 10%.

The TPS3779 and TPS3780 have adjustable SENSE inputs that can be configured by an external resistor divider. When the voltage at the SENSE1 or SENSE2 input goes below the falling threshold, OUT1 or OUT2 is driven low, respectively. When SENSE1 or SENSE2 rises above the rising threshold, OUT1 or OUT2 goes high, respectively.


The devices have a very low guiescent current of 2 µA (typical) and provide a precise, space-conscious solution for voltage detection suitable for low-power system-monitoring and portable applications. The TPS3779 and TPS3780 operate from 1.5 V to 6.5 V, over the -40°C to 125°C temperature range.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS37xx	μSON (6)	1.45 mm × 1.00 mm
1733/XX	SOT23 (6)	2.92 mm × 1.30 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Typical Schematic



# **Table of Contents**

1	Features 1		8.4 Device Functional Modes	11
2	Applications 1	9	Application and Implementation	12
3	Description 1		9.1 Application Information	12
4	Revision History2		9.2 Typical Applications	13
5	Device Comparison Table		9.3 Monitoring Two Separate Rails	13
6	Pin Configuration and Functions3		9.4 Early Warning Detection	14
7	Specifications	10	Power-Supply Recommendations	15
'	7.1 Absolute Maximum Ratings	11	Layout	15
	7.2 ESD Ratings		11.1 Layout Guidelines	15
	7.3 Recommended Operating Conditions		11.2 Layout Example	15
	7.4 Thermal Information	12	Device and Documentation Support	16
	7.5 Electrical Characteristics 5		12.1 Device Support	16
	7.6 Timing Requirements		12.2 Documentation Support	16
	7.7 Typical Characteristics		12.3 Related Links	
8	Detailed Description		12.4 Trademarks	16
٠	8.1 Overview		12.5 Electrostatic Discharge Caution	16
	8.2 Functional Block Diagrams		12.6 Glossary	17
	8.3 Feature Description	13	Mechanical, Packaging, and Orderable Information	17

# 4 Revision History

DATE	REVISION	NOTES
April 2015	*	Initial release.

# 5 Device Comparison Table

PRODUCT	HYSTERESIS (%)	OUTPUT
TPS3779A	0.5	Push-pull
TPS3779B	5	Push-pull
TPS3779C	10	Push-pull
TPS3779D	1	Push-pull
TPS3780A	0.5	Open-drain
TPS3780B	5	Open-drain
TPS3780C	10	Open-drain
TPS3780D	1	Open-drain

# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN					
NAME	NO.		1/0	DESCRIPTION	
NAME	DRY	DBV			
GND	2	5	-	Ground	
OUT1	5	2	0	OUT1 is the output for SENSE1. OUT1 is asserted (driven low) when the voltage at SENSE1 falls below $V_{\rm IT-}$ . OUT1 is deasserted (goes high) after SENSE1 rises higher than $V_{\rm IT+}$ . OUT1 is a push-pull output for the TPS3779 and an open-drain output for the TPS3780. The open-drain device (TPS3780) can be pulled up to 6.5 V independent of VDD; a pull-up resistor is required for this device.	
OUT2	4	3	0	OUT2 is the output for SENSE2. OUT2 is asserted (driven low) when the voltage at SENSE2 falls below $V_{\rm IT-}$ . OUT2 is deasserted (goes high) after SENSE2 rises higher than $V_{\rm IT+}$ . OUT2 is a push-pull output for the TPS3779 and an open-drain output for the TPS3780. The open-drain device (TPS3780) can be pulled up to 6.5 V independent of VDD; a pull-up resistor is required for this device.	
SENSE1	1	6	I	This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage ( $V_{\text{IT}-}$ ), OUT1 is asserted.	
SENSE2	3	4	I	This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage ( $V_{\rm IT}$ ), OUT2 is asserted.	
VDD	6	1	I	Supply voltage input. Connect a 1.5-V to 6.5-V supply to VDD in order to power the device. Good analog design practice is to place a 0.1-µF ceramic capacitor close to this pin (required for VDD < 1.5 V).	

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VDD	-0.3	7	V
Voltage	OUT1, OUT2 (TPS3779 only)	-0.3	VDD + 0.3	V
Voltage	OUT1, OUT2 (TPS3780 only)	-0.3	7	V
	SENSE1, SENSE2	-0.3	7	V
Current	OUT1, OUT2		±20	mA
Taranarahura	Operating junction, T <sub>J</sub>	-40	125	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
., Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/	
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

			MIN	NOM I	/IAX	UNIT
	Power-supply voltage		1.5		6.5	V
	Sense voltage	SENSE1, SENSE2	0		6.5	V
	Output voltage (TPS3779 only)	OUT1, OUT2	0	VDD +	0.3	V
	Output voltage (TPS3780 only)	OUT1, OUT2	0		6.5	V
R <sub>PU</sub>	Pullup resistor (TPS3780 only)	·	1.5	10	000	kΩ
	Current	OUT1, OUT2	-5		5	mA
C <sub>IN</sub>	Input capacitor			0.1		μF
TJ	Junction temperature		-40	25	125	°C

### 7.4 Thermal Information

		TPS3779	TPS3779, TPS3780		
	THERMAL METRIC <sup>(1)</sup>	DRY (USON)	DBV (SOT23-6)	UNIT	
		6 PINS	6 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	306.7	193.9		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	174.1	134.5		
$R_{\theta JB}$	Junction-to-board thermal resistance	173.4	39.0	°C/W	
ΨЈТ	Junction-to-top characterization parameter	30.9	30.4	C/VV	
ΨЈВ	Junction-to-board characterization parameter	171.6	38.5		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	65.2	N/A		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, .

# 7.5 Electrical Characteristics

All specifications are over the operating temperature range of  $-40^{\circ}\text{C} < T_{J} < 125^{\circ}\text{C}$  and  $1.5 \text{ V} \le \text{VDD} \le 6.5 \text{ V}$ , unless otherwise noted. Typical values are at  $T_{J} = 25^{\circ}\text{C}$  and VDD = 3.3 V.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
VDD	Input supply range			1.5		6.5	V	
V <sub>(POR)</sub>	Power-on reset voltage <sup>(1)</sup>	$V_{OL}$ (max) = 0.2 V,	I <sub>OL</sub> = 15 μA			0.8	V	
		VDD = 3.3 V, no load, -40°C < T <sub>J</sub> < 85°C			2.09	3.72	μΑ	
	Oursele surrect (into VDD min)	VDD = 3.3 V, no lo	ad, -40°C < T <sub>J</sub> < 125°C			5.80	μΑ	
I <sub>DD</sub>	Supply current (into VDD pin)	VDD = 6.5 V, no lo	ad, -40°C < T <sub>J</sub> < 85°C		2.29	4.00	μΑ	
		VDD = 6.5 V, no lo	ad, –40°C < T <sub>J</sub> < 125°C			6.50	μΑ	
\/	Positive-going input threshold	V riging			1.194		V	
V <sub>IT+</sub>	voltage	V <sub>(SENSE)</sub> rising		-1%		1%		
V <sub>IT</sub> Negative-going input threshold voltage		TPS37xxA (0.5% hysteresis)		1.188		V		
		V folloo	V falling	TPS37xxB (5% hysteresis)		1.134		٧
		V <sub>(SENSE)</sub> falling	TPS37xxC (10% hysteresis)		1.074		V	
			TPS37xxD (1% hysteresis)		1.182		V	
		V <sub>(SENSE)</sub> falling		-1%		1%		
I <sub>(SENSE)</sub>	Input current	V <sub>(SENSE)</sub> = 0 V or VDD		-15		15	nA	
		VDD ≥ 1.2 V, I <sub>SINK</sub>	= 0.4 mA			0.25	V	
$V_{OL}$	Low-level output voltage	VDD ≥ 2.7 V, $I_{SINK}$	= 2 mA			0.25	V	
		$VDD \ge 4.5 \text{ V}, I_{SINK} = 3.2 \text{ mA}$				0.30	V	
		VDD ≥ 1.5 V, I <sub>SOUF</sub>	RCE = 0.4  mA	0.8 VDD			V	
$V_{OH}$	High-level output voltage (TPS3779 only)	VDD ≥ 2.7 V, I <sub>SOUF</sub>	RCE = 1 mA	0.8 VDD			V	
	(11 05/19 Only)	VDD ≥ 4.5 V, I <sub>SOURCE</sub> = 2.5 mA		0.8 VDD			V	
I <sub>lkg(OD)</sub>	Open-drain output leakage	High impedance, V -40°C < T <sub>J</sub> < 85°C	$V_{(SENSE)} = V_{(OUT)} = 6.5 \text{ V},$	-50		50	nA	
	current (TPS3780 only)	High impedance, V -40°C < T <sub>J</sub> < 125°C	V <sub>(SENSE)</sub> = V <sub>(OUT)</sub> = 6.5 V,	-250		250	nA	

<sup>(1)</sup> Outputs are undetermined below  $V_{(POR)}$ .

## 7.6 Timing Requirements

Typical values are at  $T_J = 25$ °C and VDD = 3.3 V. SENSE transitions between 0 V and 1.3 V.

		MIN	NOM	MAX	UNIT
t <sub>PD(r)</sub>	SENSE (rising) to OUT propagation delay		5.5		μs
t <sub>PD(f)</sub>	SENSE (falling) to OUT propagation delay		10		μs
t <sub>SD</sub>	Startup delay <sup>(1)</sup>		570		μs

(1) During power-on or a VDD transient below VDD(min), the outputs reflect the input conditions 570 μs after VDD transitions through VDD(min).





Figure 1. Timing Diagram


#### 7.7 Typical Characteristics

At  $T_J = 25$ °C with a 0.1- $\mu$ F capacitor close to VDD, unless otherwise noted.




### **Typical Characteristics (continued)**

At  $T_J = 25^{\circ}$ C with a 0.1- $\mu$ F capacitor close to VDD, unless otherwise noted.



### **Typical Characteristics (continued)**





## 8 Detailed Description


#### 8.1 Overview

The TPS3779 and TPS3780 are a family of small, low quiescent current ( $I_{DD}$ ), dual-channel voltage detectors. These devices have high-accuracy, rising and falling input thresholds, and assert the output as shown in Table 1. The output (OUTx pin) goes low when the SENSEx pin is less than  $V_{IT-}$  and goes high when the pin is greater than  $V_{IT+}$ . The TPS3779 and TPS3780 offer multiple hysteresis options from 0.5% to 10% for use in a wide variety of applications. These devices have two independent voltage detection channels that can be used in systems where multiple voltage rails are required to be monitored, or where one channel can be used as an early warning signal and the other channel used as the system reset signal.

145.6 11 11 00110, 11 00100 114111 145.0			
CONDITIONS	OUTPUT		
SENSE1 < V <sub>IT</sub>	OUT1 = low		
SENSE2 < V <sub>IT</sub>	OUT2 = low		
SENSE1 > V <sub>IT+</sub>	OUT1 = high		
SENSE2 > V	OLIT2 - high		

Table 1. TPS3779, TPS3780 Truth Table

## 8.2 Functional Block Diagrams



SENSE2 OUT1

SENSE2

TPS3780

VDD

Figure 20. TPS3779 Block Diagram

Figure 21. TPS3780 Block Diagram

#### 8.3 Feature Description

#### 8.3.1 Inputs (SENSE1, SENSE2)

The TPS3779 and TPS3780 have two comparators for voltage detection. Each comparator has one external input; the other input is connected to the internal reference. The comparator rising threshold is designed and trimmed to be equal to  $V_{IT-}$  and the falling threshold is trimmed to be equal to  $V_{IT-}$ . The built-in falling hysteresis options make the devices immune to supply rail noise and ensure stable operation.

The comparator inputs can swing from ground to 6.5 V, regardless of the device supply voltage used. Although not required in most cases, for extremely noisy applications, good analog design practice is to place a 1-nF to 10-nF bypass capacitor at the comparator input in order to reduce sensitivity to transients and layout parasitic.

For each SENSE input, the corresponding output (OUTx) is driven to logic low when the input voltage drops below  $V_{IT-}$ . When the voltage exceeds  $V_{IT+}$ , the output (OUTx) is driven high; see Figure 1.

#### 8.3.2 Outputs (OUT1, OUT2)

In a typical device application, the outputs are connected to a reset or enable input of another device, such as a digital signal processor (DSP), central processing unit (CPU), field-programmable gate array (FPGA), or application-specific integrated circuit (ASIC); or the outputs are connected to the enable input of a voltage regulator, such as a dc-dc or low-dropout (LDO) regulator.

The TPS3779 provides two push-pull outputs. The logic high level of the outputs is determined by the VDD pin voltage. With this configuration pull-up resistors are not required, thus saving board space. However, all interface logic levels must be examined. All OUT connections must be compatible with the VDD pin logic level.

The TPS3780 provides two open-drain outputs (OUT1 and OUT2); pull-up resistors must be used to hold these lines high when the output goes to a high-impedance condition (not asserted). By connecting pull-up resistors to the proper voltage rails, the outputs can be connected to other devices at correct interface voltage levels. The outputs can be pulled up to 6.5 V, independent of the device supply voltage. To ensure proper voltage levels, make sure to choose the correct pull-up resistor values. The pull-up resistor value is determined by  $V_{OL}$ , the sink current capability, and the output leakage current ( $I_{lkg(OD)}$ ). These values are specified in the *Electrical Characteristics* table. By using wired-AND logic, OUT1 and OUT2 can be combined into one logic signal. The *Inputs (SENSE1, SENSE2)* section describes how the outputs are asserted or deasserted. See Figure 1 for a description of the relationship between threshold voltages and the respective output.

#### 8.4 Device Functional Modes

### 8.4.1 Normal Operation (VDD ≥ VDD(min))

When the voltage on VDD is greater than VDD(min) for  $t_{SD}$ , the output signals react to the present state of the corresponding SENSE pins.

#### 8.4.2 Power-On Reset (VDD $< V_{(POR)}$ )

When the voltage on VDD is lower than the required voltage to internally pull the logic low output to GND  $(V_{(POR)})$ , both outputs are undefined and are not to be relied upon for proper system function.

## Application and Implementation

### 9.1 Application Information

The TPS3779 and TPS3780 are used as precision dual-voltage detectors. The monitored voltage, VDD voltage, and output pullup voltage (TPS3780 only) can be independent voltages or connected in any configuration.

#### 9.1.1 Threshold Overdrive

Threshold overdrive is how much VDD exceeds the specified threshold, and is important to know because smaller overdrive results in slower OUTx response. Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 1:

Overdrive = 
$$| (VDD / V_{IT} - 1) \times 100\% |$$

where

 $V_{IT}$  is either  $V_{IT-}$  or  $V_{IT+}$ , depending on whether calculating the overdrive for the negative-going threshold or the positive-going threshold, respectively.

Figure 16 illustrates the VDD minimum detectable pulse versus overdrive, and is used to visualize the relationship overdrive has on t<sub>PD(f)</sub> for negative-going events.

#### 9.1.2 Sense Resistor Divider

The resistor divider values and target threshold voltage can be calculated by using Equation 2 and Equation 3 to determine  $V_{MON(UV)}$  and  $V_{MON(PG)}$ , respectively.

$$V_{MON(UV)} = \left(1 + \frac{R1}{R2}\right) \times V_{IT-}$$

$$V_{MON(PG)} = \left(1 + \frac{R1}{R2}\right) \times V_{IT+}$$
(2)

(3)

where

- R1 and R2 are the resistor values for the resistor divider on the SENSEx pins,
- V<sub>MON(UV)</sub> is the target voltage at which an undervoltage condition is detected, and
- $V_{MON(PG)}$  is the target voltage at which the output goes high when  $V_{MONx}$  rises.

Choose  $R_{TOTAL}$  (= R1 + R2) so that the current through the divider is approximately 100 times higher than the input current at the SENSEx pins. The resistors can have high values to minimize current consumption as a result of low input bias current without adding significant error to the resistive divider. For details on sizing input resistors, refer to application report SLVA450, Optimizing Resistor Dividers at a Comparator Input, available for download from www.ti.com.

## 9.2 Typical Applications

## 9.3 Monitoring Two Separate Rails




Figure 22. Monitoring Two Separate Rails Schematic

### 9.3.1 Design Requirements

**DESIGN REQUIREMENT PARAMETER DESIGN RESULT** VDD 5 V 5 V 10% 10% Hysteresis 3.3 V nominal,  $V_{MON(PG)} = 2.9 \text{ V}$ ,  $V_{MON(UV)} = 2.6 \text{ V}$ Monitored voltage 1  $V_{MON(PG)} = 2.908 \text{ V}, V_{MON(UV)} = 2.618 \text{ V}$ 3 V nominal,  $V_{MON(PG)} = 2.6 \text{ V}$ ,  $V_{MON(UV)} = 2.4 \text{ V}$ Monitored voltage 2  $V_{MON(PG)} = 2.606 \text{ V}, V_{MON(UV)} = 2.371 \text{ V}$ **3.3-V CMOS** Output logic voltage 3.3-V CMOS

**Table 2. Design Parameters** 

#### 9.3.2 Detailed Design Procedure

- 1. Select the TPS3780C. The C version is selected to satisfy the hysteresis requirement. The TPS3780 is selected for the output logic requirement. An open-drain output allows for the output to be pulled up to a voltage other than VDD.
- 2. The resistor divider values are calculated by using Equation 2 and Equation 3. For SENSE1, R1 = 1.13 M $\Omega$  and R2 = 787 k $\Omega$ . For SENSE2, R3 (R1) = 681 k $\Omega$  and R4 (R2) = 576 k $\Omega$ .

#### 9.3.3 Application Curve




Figure 23. Monitoring Two Separate Rails Curve

### 9.4 Early Warning Detection




Figure 24. Early Warning Detection Schematic

#### 9.4.1 Design Requirements

**PARAMETER** 

**VDD** 

Hysteresis

Monitored voltage 1

Monitored voltage 2

 DESIGN REQUIREMENT
 DESIGN RESULT

 V<sub>MON</sub>
 V<sub>MON</sub>

 10%
 10%

 V<sub>MON(PG)</sub> = 3.3 V, V<sub>MON(UV)</sub> = 3 V
 V<sub>MON(PG)</sub> = 3.330 V, V<sub>MON(UV)</sub> = 2.997 V

 $V_{MON(PG)} = 3.921 \text{ V}, V_{MON(UV)} = 3.529 \text{ V}$ 

**Table 3. Design Parameters** 

## 9.4.2 Detailed Design Procedure

- 1. Select the TPS3779C. The C version is selected to satisfy the hysteresis requirement. The TPS3779 is selected to save on component count and board space.
- 2. Use Equation 4 to calculate the total resistance for the resistor divider. Determine the minimum total resistance of the resistor network necessary to achieve the current consumption specification. For this example, the current flow through the resistor network is chosen to be 1.41  $\mu$ A. Use the key transition point for  $V_{MON/2}$ . For this example, the low-to-high transition,  $V_{MON/(PG)}$ , is considered more important.

$$R_{TOTAL} \quad \frac{V_{MON(PG\_2)}}{I} \quad \frac{3.9 \text{ V}}{1.41 \text{ } \mu\text{A}} \quad 2.78 \text{ } M\Omega$$

where

• V<sub>MON(PG 2)</sub> is the target voltage at which OUT2 goes high when V<sub>MON2</sub> rises, and

 $V_{MON(PG)} = 3.9 \text{ V}, V_{MON(UV)} = 3.5 \text{ V}$ 

I is the current flowing through the resistor network.

(4)

(6)

3. After  $R_{TOTAL}$  is determined, R3 can be calculated using Equation 5. Select the nearest 1% resistor value for R3. In this case, 845 k $\Omega$  is the closest value.

R3 
$$\frac{V_{IT+}}{I} = \frac{1.194 \text{ V}}{1.41 \text{ }\mu\text{A}}$$
 846 k $\Omega$  (5)

4. Use Equation 6 to calculate R2. Select the nearest 1% resistor value for R2. In this case, 150 k $\Omega$  is the closest value. Use the key transition point for  $V_{MON1}$ . For this example, the low-to-high transition,  $V_{MON(UV)}$ , is considered more important.

$$R2 \quad \frac{R_{TOTAL}}{V_{MON(UV\_1)}} \bullet V_{IT_{-}} - R3 \quad \frac{2.78 \ M\Omega}{3 \ V} \bullet 1.074 \ V - 845 \ k\Omega \quad 149 \ k\Omega$$


where

V<sub>MON(UV 1)</sub> is the target voltage at which OUT1 goes low when V<sub>MON1</sub> falls.

5. Use Equation 7 to calculate R1. Select the nearest 1% resistor value for R1. In this case, 1.78 M $\Omega$  is a 1% resistor.

$$R1 = R_{TOTAL} - R2 - R3 = 2.78 \text{ M}\Omega - 150 \text{ k}\Omega - 845 \text{ k}\Omega = 1.78 \text{ M}\Omega$$
(7)

#### 9.4.3 Application Curve



Time (5 ms/div)

Figure 25. Early Warning Detection Curve

## 10 Power-Supply Recommendations

The TPS3779 and TPS3780 are designed to operate from an input voltage supply range between 1.5 V and 6.5 V. An input supply capacitor is not required for this device; however, good analog practice (required for less VDD < 1.5 V) is to place a  $0.1-\mu F$  or greater capacitor between the VDD pin and the GND pin. This device has a 7-V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 7 V, additional precautions must be taken.

For applications where SENSE is greater than 0 V before VDD, and subject to a startup slew rate of less than 200 mV per 1 ms, the output can be driven to logic high in error. To correct the output, cycle the SENSE lines below  $V_{\text{IT-}}$  or sequence SENSE after VDD.

### 11 Layout

## 11.1 Layout Guidelines

Place the VDD decoupling capacitor close to the device.

Avoid using long traces for the VDD supply node. The VDD capacitor, along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum VDD voltage.

### 11.2 Layout Example




Figure 26. Example SOT23 Layout

## 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Development Support

#### 12.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS3779 and TPS3780. SLVU796 details the design kits and evaluation modules for TPS3780EVM-154.

The EVM can be requested at the Texas Instruments web site through the TPS3779 and TPS3780 product folders, or purchased directly from the TI eStore.

## 12.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS3779 and TPS3780 is available through the respective device product folders under *Simulation Models*.

#### 12.1.2 Device Nomenclature

The TPS3779xyyyz and TPS3780xyyyz are the generic naming conventions for these devices. The TPS3779 and TPS3780 represent the family of these devices; x is used to display the hysteresis version, yyy is reserved for the package designator, and z is the package quantity.

Example: TPS3779CDBVRFamily: TPS3779 (push-pull)

Hysteresis: 10%

• DBV Package: 6-pin SOT

Package Quantity: R is for a reel (3000 pieces)

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

#### 12.2.1.1 Related Documentation

For related documentation see the following:

- TPS3780EVM-154 Evaluation Module, SLVU796
- Application report SLVA450—Optimizing Resistor Dividers at a Comparator Input

#### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS3779	Click here	Click here	Click here	Click here	Click here
TPS3780	Click here	Click here	Click here	Click here	Click here

#### 12.4 Trademarks

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Samples
TPS3779ADBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE4Q	Samples
TPS3779ADBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE4Q	Samples
TPS3779ADRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZQ	Samples
TPS3779ADRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZQ	Samples
TPS3779BDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE5Q	Samples
TPS3779BDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE5Q	Samples
TPS3779BDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZR	Samples
TPS3779BDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZR	Samples
TPS3779CDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE6Q	Samples
TPS3779CDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE6Q	Samples
TPS3779CDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZT	Samples
TPS3779CDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZT	Samples
TPS3779DDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE7Q	Samples
TPS3779DDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE7Q	Samples
TPS3779DDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZS	Samples
TPS3779DDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZS	Samples
TPS3780ADBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE8Q	Samples
TPS3780ADBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE8Q	Samples
TPS3780ADRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(GJ, ZU)	Samples
TPS3780ADRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(GJ, ZU)	Samples

## PACKAGE OPTION ADDENDUM

10-Dec-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3780BDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE9Q	Samples
TPS3780BDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE9Q	Samples
TPS3780BDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZV	Samples
TPS3780BDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZV	Samples
TPS3780CDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF1Q	Samples
TPS3780CDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF1Q	Samples
TPS3780CDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZW	Samples
TPS3780CDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZW	Samples
TPS3780DDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF2Q	Samples
TPS3780DDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF2Q	Samples
TPS3780DDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZX	Samples
TPS3780DDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZX	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

## PACKAGE OPTION ADDENDUM

10-Dec-2020

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS3779, TPS3780:


Automotive: TPS3779-Q1, TPS3780-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3779ADBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3779ADBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3779ADRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3779ADRYT	SON	DRY	6	250	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3779BDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3779BDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3779BDRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3779BDRYT	SON	DRY	6	250	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3779CDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3779CDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3779CDRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3779CDRYT	SON	DRY	6	250	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3779DDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3779DDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3779DDRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3779DDRYT	SON	DRY	6	250	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3780ADBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3780ADBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3780ADRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3780ADRYT	SON	DRY	6	250	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3780BDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3780BDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3780BDRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3780BDRYT	SON	DRY	6	250	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3780CDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3780CDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3780CDRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3780CDRYT	SON	DRY	6	250	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3780DDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3780DDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3780DDRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
TPS3780DDRYT	SON	DRY	6	250	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3779ADBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3779ADBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3779ADRYR	SON	DRY	6	5000	183.0	183.0	20.0


# **PACKAGE MATERIALS INFORMATION**

24-Apr-2020

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3779ADRYT	SON	DRY	6	250	183.0	183.0	20.0
TPS3779BDBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3779BDBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3779BDRYR	SON	DRY	6	5000	183.0	183.0	20.0
TPS3779BDRYT	SON	DRY	6	250	183.0	183.0	20.0
TPS3779CDBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3779CDBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3779CDRYR	SON	DRY	6	5000	183.0	183.0	20.0
TPS3779CDRYT	SON	DRY	6	250	183.0	183.0	20.0
TPS3779DDBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3779DDBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3779DDRYR	SON	DRY	6	5000	183.0	183.0	20.0
TPS3779DDRYT	SON	DRY	6	250	183.0	183.0	20.0
TPS3780ADBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3780ADBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3780ADRYR	SON	DRY	6	5000	183.0	183.0	20.0
TPS3780ADRYT	SON	DRY	6	250	183.0	183.0	20.0
TPS3780BDBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3780BDBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3780BDRYR	SON	DRY	6	5000	183.0	183.0	20.0
TPS3780BDRYT	SON	DRY	6	250	183.0	183.0	20.0
TPS3780CDBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3780CDBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3780CDRYR	SON	DRY	6	5000	183.0	183.0	20.0
TPS3780CDRYT	SON	DRY	6	250	183.0	183.0	20.0
TPS3780DDBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3780DDBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3780DDRYR	SON	DRY	6	5000	183.0	183.0	20.0
TPS3780DDRYT	SON	DRY	6	250	183.0	183.0	20.0



SMALL OUTLINE TRANSISTOR



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.


SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


<sup>9.</sup> Board assembly site may have different recommendations for stencil design.



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.


PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.