ADC128D818

SNAS483F - FEBRUARY 2010 - REVISED AUGUST 2015

# ADC128D818 12-Bit, 8-Channel, ADC System Monitor With Temperature Sensor, Internal – External Reference, and I<sup>2</sup>C Interface

#### Features 1

- 12-Bit Resolution Delta-Sigma ADC
- Local Temperature Sensing
- Configurable Single-Ended and/or Pseudo-Diff. Inputs
- 2.56-V Internal VREF or Variable External VREF
- WATCHDOG Window Comparators with Status and Mask Registers of All Measured Values
- Independent Registers for Storing Measured Values
- **INT** Output Notifies Microprocessor of Error Event
- I<sup>2</sup>C Serial Bus Interface Compatibility
- 9 Selectable Addresses
- TIME-OUT Reset Function to Prevent I<sup>2</sup>C Bus Lock-Up
- Individual Channel Shutdown to Limit Power Consumption
- Deep Shutdown Mode to Minimize Power Consumption
- **TSSOP 16-Lead Package**
- **Key Specifications** 
  - ADC Resolution 12-Bit
  - Supply Voltage Range 3 V to 5.5 V
  - Total Unadjusted Error –0.45%/+0.2%
  - Integral Non-Linearity ±1 LSb
  - Differential Non-Linearity ±1 LSb
  - Operating Current 0.56 mA
  - Deep Shutdown Current 10 µA \_
  - Temperature Resolution °C/LSb
  - Temperature Accuracy (-40°C to 125°C) ±3°C

- Temperature Accuracy (-25°C to 100°C) ±2°C

# 2 Applications

- **Communications Infrastructure** •
- Thermal and Hardware Server Monitors
- System Monitors •
- Industrial and Medical Systems
- **Electronic Test Equipment and Instrumentation**
- Power Supply Monitoring and Supervision

# 3 Description


The ADC128D818 I<sup>2</sup>C system monitor is designed for maximum flexibility. The system monitor can be configured for single-ended and/or pseudo-differential inputs. An onboard temperature sensor, combined with WATCHDOG window comparators, and an interrupt output pin, INT, allow easy monitoring and out-of-range alarms for every channel. A high performance internal reference is also available to provide for a complete solution in the most difficult operating conditions.

The ADC128D818's 12-bit delta-sigma ADC supports Standard Mode (Sm, 100 kbps) and Fast Mode (Fm, 400 kbps) I<sup>2</sup>C interfaces. The ADC128D818 includes a sequencer to control channel conversions and stores all converted results in independent registers for easy microprocessor retrieval. Unused channels can be shut down independently to conserve power.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
ADC128D818	TSSOP (16)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Diagram



# **Table of Contents**

1	Feat	tures 1							
2	Арр	lications 1							
3	Description 1								
4	Revision History 2								
5	Description (continued) 3								
6	Pin	Configuration and Functions 4							
7	Spe	cifications5							
	7.1	Absolute Maximum Ratings 5							
	7.2	ESD Ratings 5							
	7.3	Recommended Operating Conditions 6							
	7.4	Thermal Information 6							
	7.5	DC Electrical Characteristics 6							
	7.6	AC Electrical Characteristics9							
	7.7	Typical Characteristics 10							
8	Deta	ailed Description 14							
	8.1	Overview 14							
	8.2	Functional Block Diagram 14							
	8.3	Feature Description 15							

	8.4	Device Functional Modes	16
	8.5	Programming	16
	8.6	Register Maps	19
9	App	lication and Implementation	28
	9.1	Application Information	28
	9.2	Typical Application	31
	9.3	System Examples	35
10	Pow	ver Supply Recommendations	38
11	Lay	out	39
	11.1		
	11.2	Layout Example	39
12	Dev	ice and Documentation Support	40
	12.1	Documentation Support	
	12.2	Community Resources	
		Trademarks	
	12.4	Electrostatic Discharge Caution	40
	12.5	Glossary	40
13	Mec	hanical, Packaging, and Orderable	
-		rmation	40

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


С	hanges from Revision E (March 2013) to Revision F	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Removed Product Highlights	1
С	hanges from Revision D (January 2011) to Revision E	Page
•	Changed layout of National Data Sheet to TI format	27

# **5** Description (continued)

The ADC can use either an internal 2.56-V reference or a variable external reference. An analog filter is included on the I<sup>2</sup>C digital control lines to provide improved noise immunity. The device also includes a TIME-OUT reset function on SDA and SCL to prevent I<sup>2</sup>C bus lock-up.

The ADC128D818 operates from 3-V to 5.5-V power supply voltage range, -40°C to 125°C temperature range, and the device is available in a 16-pin TSSOP package.

# 6 Pin Configuration and Functions



**Pin Functions** 

	PIN		TYPE	DESCRIPTION		
NO.	NAME	ESD STRUCTURE	ТҮРЕ	DESCRIPTION		
1	VREF		Analog Input	ADC external reference. ADC128D818 allows two choices for sourcing VREF: internal or external. If the 2.56-V internal VREF is used, leave this pin unconnected. If the external VREF is used, source this pin with a voltage between 1.25 V and V+. At Power-On-Reset (POR), the default setting is the internal VREF. Bypass with the parallel combination of 1- $\mu$ F (electrolytic or tantalum) and 0.1- $\mu$ F (ceramic) capacitors.		
2	SDA	□ Ţ Ţ Ţ	Digital I/O	Serial Bus Bidirectional Data. NMOS open-drain output. Requires external pullup resistor to function properly.		
3	SCL	□ Ţ Ţ	Digital Input	Serial Bus Clock. Requires external pullup resistor to function properly.		
4	GND		GROUND	Internally connected to all of the circuitry.		
5	V+		POWER	3.0-V to 5.5-V power. Bypass with the parallel combination of $1-\mu F$ (electrolytic or tantalum) and $0.1-\mu F$ (ceramic) bypass capacitors.		
6	ĪNT	□ Ţ Ţ Ţ	Digital Output	Interrupt Request. Active Low, NMOS, open-drain. Requires external pullup resistor to function properly.		
7	A0					
8	A1	┍ ┱╒╝┶ ╶	Tri-Level Inputs	Tri-Level Serial Address pins that allow 9 devices on a single I <sup>2</sup> C bus.		

#### **Pin Functions (continued)**

	l	PIN	TYPE	DECODIDION		
NO.	NAME	ESD STRUCTURE	ТҮРЕ	DESCRIPTION		
9	IN7					
10	IN6					
11	IN5	_ 🔺				
12	IN4				The full scale range will be controlled by the internal or	
13	IN3		Analog Inputs	external VREF. These inputs can be assigned as single- ended and/or pseudo-differential inputs.		
14	IN2	₽⊾▼	ᄚᇃᆍ			
15	IN1	] <u>Ļ</u> Ļ				
16	INO					

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)  ${}^{(1)(2)(3)}\mathcal{F}^{(4)}$ 

	MIN	MAX	UNIT
Supply Voltage (V+)	6.0	6	V
Voltage on SCL, SDA, A0, A1, INT	-0.3	6	V
Voltage on IN0-IN7, VREF	-0.3	(V <sup>+</sup> + 0.3)	V
Input Current at Any Pin <sup>(5)</sup>		±5	mA
Package Input Current <sup>(5)</sup>		±30	mA
Maximum Junction Temperature (T <sub>JMAX</sub> ) <sup>(6)</sup>		150	°C
Storage Temperature, T <sub>stg</sub>	-65	150	°C

(1) All voltages are measured with respect to GND, unless otherwise specified.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(4) For soldering specifications, SNOA549

(5) If the input voltage at any pin exceeds the power supply (that is, VIN < GND or VIN > V<sup>+</sup>) but is less than the absolute maximum ratings, then the current at that pin must be limited to 5 mA. The 30 mA maximum package input current rating limits the number of pins that can safely exceed the power supply with an input current of 5 mA to six pins. Parasitic components and/or ESD protection circuitry are shown in the Pin Descriptions table.

(6) The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $R_{\theta JA}$  and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any temperature is  $P_D = (T_{JMAX} - T_A) / R_{\theta JA}$ .

# 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	±1000	V
		Machine model	±300	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### ADC128D818

SNAS483F - FEBRUARY 2010 - REVISED AUGUST 2015

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted<sup>(1)</sup>

	MIN	MAX	UNIT
Supply Voltage (V+)	3	5.5	V
Voltage on SCL, SDA, A0, A1, INT	-0.05	5.5	V
Voltage on IN0-IN7, VREF	-0.05	(V <sup>+</sup> + 0.05)	V
Temperature Range for Electrical Characteristics	-40	125	°C
Operating Temperature	-40	125	°C

(1) All voltages are measured with respect to GND, unless otherwise specified.

### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	130	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 7.5 DC Electrical Characteristics

The following specifications apply for 3  $V_{DC} \le V^+ \le 5.5 V_{DC}$ , External VREF = 2.56 V, unless otherwise specified. All limits  $T_A$ =  $T_1$  = 25°C unless otherwise specified<sup>(1)</sup>.

	PARAMETER	TEST CON	DITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
POWE	R SUPPLY CHARACTERISTICS						
V+	Cumply Maltage				3.3 or 5		V
V	Supply Voltage	$T_A = T_J = T_{MIN}$ to $T_{MAX}$		3		5.5	
					2.56		V
VREF	External Reference Voltage	$T_A = T_J = T_{MIN}$ to $T_{MAX}$		1.25		V+	
VKEF	Internal Deference Valtage				2.56		V
	Internal Reference Voltage				23		ppm/°C
	Supply Current (see <i>Power Management</i> ).	Interface Inactive, V+ = 5.5 V, Mode 2	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			0.74	mA
		Interface Inactive, V+ = 3.6 V, Mode 2	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			0.56	mA
I+		Shutdown Mode, V+ = 5.5 V	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			0.65	mA
		Shutdown Mode, V+ = 3.6 V	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			0.48	mA
		Deep Shutdown Mode <sup>(4)</sup> .	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			10	μA
TEMPE	RATURE-to-DIGITAL CONVERT	TER CHARACTERISTICS					
		$-40^{\circ}C \le T_A \le +125^{\circ}C$	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			±3	°C
	Temperature Error	$-25^{\circ}C \le T_A \le +100^{\circ}C$	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			±2	°C
	Resolution				0.5		°C
ANALC	G-to-DIGITAL CONVERTER CH	ARACTERISTICS					
n	Resolution	12-bit with full-scale at VRE	F = 2.56 V.		0.625		mV

(1) Each input and output is protected by an ESD structure to GND, as shown in the . Input voltage magnitude up to 0.3 V above V<sup>+</sup> or 0.3 V below GND will not damage the ADC128D818. There are diodes that exist between some inputs and the power supply rails. Errors in the ADC conversion can occur if these diodes are forward biased by more than 50 mV. As an example, if V<sup>+</sup> is 4.5 V<sub>DC</sub>, INx (where  $0 \le 10^{-10}$ ) x  $\leq$  7) must be  $\leq$  4.55 V<sub>DC</sub> to ensure accurate conversions. Limits are ensured to AOQL (Average Outgoing Quality Level).

(2)

- (3) Typicals are at  $T_J = T_A = 25^{\circ}C$  and represent most likely parametric normal.
- Limit is specified by characterization. (4)

# **DC Electrical Characteristics (continued)**

The following specifications apply for 3  $V_{DC} \le V^+ \le 5.5 V_{DC}$ , External VREF = 2.56 V, unless otherwise specified. All limits  $T_A = T_J = 25^{\circ}C$  unless otherwise specified<sup>(1)</sup>.

	PARAMETER	TEST CON	DITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
		External VREF = 1.25 V,			0.36		
		Pseudo-Differential, V+ = 3 V to $3.3 \text{ V}$ . <sup>(4)</sup>	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-1		1	LSb
INL	Integral Non-Linearity	External VREF = 2.56 V, Pseudo-Differential			1.58		
		External VREF = 5 V, Pseudo-Differential, V+ = 5 V to 5.5 V.	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-2		4	LSb
DNL	Differential Non-Linearity	See <sup>(5)</sup>			±0.25		LSb
			$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-1		1	-02
		Internal VREF, Single- Ended, V+ = 3 V to 3.6 V.					
		Internal VREF, Single- Ended, V+ = 4.5 V to 5.5 $V^{(7)}$ .	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-0.5		0.5	% of FS
		Internal VREF, Pseudo- Differential, V+ = 3 V to 3.6 V or V+ = 4.5 V to 5.5 V <sup>(7)</sup> .	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-0.3		0.5	% of FS
TUE	Total Unadjusted Error <sup>(6)</sup>	External VREF = $1.25$ V, Single-Ended, V+ = $3$ V to 3.6 V.	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-0.6		0.1	% of FS
		External VREF = $2.56$ V, Single-Ended, V+ = $3$ V to 5.5 V.	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-0.0		0.1	% U F3
		External VREF = $1.25$ V, Pseudo-Differential, V+ = $3$ V to $3.6$ V.	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			0.2	0/ of FS
		External VREF = $2.56$ V, Pseudo-Differential, V+ = $3$ V to $5.5$ V.	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-0.45			% 01 FS
		Internal VREF, $V$ + = 3 V to 3.6 V.		0.05		0.45	0/ of FC
05	0.1.5	Internal VREF, V+ = 4.5 V to 5.5 V <sup>(7)</sup>	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-0.25	0.40	0.45	% of FS
GE	Gain Error	External VREF = 1.25 V or 2.56 V, V+ = 3 V to 3.6 V.		0.45		0.0	or - ( <b>F</b> O
		External VREF = 2.56 V or 5 V, V+ = 4.5 V to 5.5 V.	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-0.45		0.2	% of FS
		Internal VREF, Pseudo- Differential,V+ = $4.5$ V to $5.5$ V <sup>(7)</sup> .	$T_A = T_J = T_{MIN} \text{ to } T_{MAX}$	-0.15		0.2	% of FS
		External VREF = $1.25$ V or 2.56 V, Single-Ended, V+ = 3 V to 3.6 V.	T T T 4 T	0.5		0.4	
OE	Offset Error	External VREF = 2.56 V or 5 V, Single-Ended, V+ = 4.5 V to 5.5 V	- T <sub>A</sub> = T <sub>J</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	-0.5		0.1	% of FS
		External VREF = $1.25$ V or 2.56 V, Pseudo-Differential, V+ = $3$ V to $3.6$ V.	T T T to T	-0.2		0.15	0/ of EQ
		External VREF = $2.56$ V or 5 V, Pseudo-Differential, V+ = $4.5$ V to $5.5$ V	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-0.2		0.15	% of FS

(5) Limit is specified by design.(6) TUE (Total Unadjusted Error) includes Offset, Gain and Linearity errors of the ADC.

(7) The range is up to 7/8 of full scale. SNAS483F - FEBRUARY 2010 - REVISED AUGUST 2015

# **DC Electrical Characteristics (continued)**

The following specifications apply for 3  $V_{DC} \le V^{+} \le 5.5 V_{DC}$ , External VREF = 2.56 V, unless otherwise specified. All limits  $T_{A} = T_{J} = 25^{\circ}C$  unless otherwise specified<sup>(1)</sup>.

PARAMETER		TEST CON	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT	
	Continuous Constantin Maria	Each Enabled Voltage Char	nel		12		ms
t <sub>C</sub>	Continuous Conversion Mode	Internal Temperature Senso			3.6		ms
iC	Low Power Conversion Mode	Enabled Voltage Channel(s) Temperature Sensor	and Internal		728		ms
MULTIP	LEXER / ADC INPUT CHARACT	ERISTICS		1		1	
					2		
R <sub>ON</sub>	ON-Resistance		$T_A = T_J = T_{MIN}$ to $T_{MAX}$			10	kΩ
I <sub>ON</sub>	Input Current (On Channel Leakage Current)		•		±0.005		μA
I <sub>OFF</sub>	Off Channel Leakage Current				±0.005		μA
DIGITAI	L OUTPUTS: INT						
V <sub>OUT(0)</sub>	Logical 0 Output Voltage	$I_{OUT}$ = 5.0 mA at V <sup>+</sup> = 4.5 V, $I_{OUT}$ = +3 mA at V <sup>+</sup> = +3 V	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			0.4	V
OPEN D	RAIN SERIAL BUS OUTPUT: S	DA					
V <sub>OUT(0)</sub>	Logical 0 Output Voltage	$I_{OUT} = 3.0 \text{ mA at V}^+ = 4.5 \text{ V},$	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			0.4	V
Link Lough Output Compart				0.005			
I <sub>OH</sub>	High Level Output Current	$V_{OUT} = V^+$	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			1	μA
DIGITAI	L INPUTS: A0 and A1						
V <sub>IN(1)</sub>	Logical 1 Input Voltage	$T_A = T_J = T_{MIN}$ to $T_{MAX}$		0.9 × V+		5.5	V
V <sub>IM</sub>	Logical Middle Input Voltage	$T_A = T_J = T_{MIN}$ to $T_{MAX}$		0.43 × V+		0.57 × V+	
V <sub>IN(0)</sub>	Logical 0 Input Voltage	$T_A = T_J = T_{MIN}$ to $T_{MAX}$		GND – 0.05		0.1 × V+	V
SERIAL	BUS INPUTS: SCL and SDA						
V <sub>IN(1)</sub>	Logical 1 Input Voltage	$T_A = T_J = T_{MIN}$ to $T_{MAX}$		0.7 × V <sup>+</sup>		5.5	v
V <sub>IN(0)</sub>	Logical 0 Input Voltage	$T_A = T_J = T_{MIN}$ to $T_{MAX}$		GND – 0.05		0.3 × V <sup>+</sup>	V
\ <i>\</i>		V <sup>+</sup> = 3.3 V			0.67		V
V <sub>HYST</sub>	Hysteresis Voltage	V <sup>+</sup> = 5.5 V			1.45		V
ALL DIC	GITAL INPUTS: SCL, SDA, A0, A	.1				,	
		$V_{IN} = V^+$			- 0.005		
I <sub>IN(1)</sub>	Logical 1 Input Current	$v_{IN} = v^{T}$	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	-1			μA
	Lesien Olenut Cument	N 0.14			0.005		^
I <sub>IN(0)</sub>	Logical 0 Input Current	$V_{IN} = 0 V_{DC}$	$T_A = T_J = T_{MIN}$ to $T_{MAX}$			1	μA
C <sub>IN</sub>	Digital Input Capacitance				20		pF

# 7.6 AC Electrical Characteristics

The following specifications apply for +3.0  $V_{DC} \le V^+ \le +5.5 \ V_{DC}$  , unless otherwise specified. All limits  $T_A = T_J = 25^{\circ}C$  unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
SERIAL B	US TIMING CHARACTERISTICS					
t <sub>1</sub>	SCL (Clock) Period	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	2.5		100	μs
t <sub>2</sub>	Data In Set-up Time to SCL High	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	100			ns
t <sub>3</sub>	Data Out Stable After SCL Low	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	0			ns
t <sub>4</sub>	SDA Low Set-up Time to SCL Low (start)	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	100			ns
t <sub>5</sub>	SDA High Hold Time After SCL High (stop)	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	100			ns
t <sub>TIME-OUT</sub>	SCL or SDA time low for I <sup>2</sup> C bus reset	$T_A = T_J = T_{MIN}$ to $T_{MAX}$	25		35	ms

 $\begin{array}{ll} \mbox{(1)} & \mbox{Limits are ensured to AOQL (Average Outgoing Quality Level).} \\ \mbox{(2)} & \mbox{Typicals are at } T_J = T_A = 25^\circ \mbox{C} \mbox{ and represent most likely parametric normal.} \end{array}$ 





Figure 1. Serial Bus Timing Diagram

ADC128D818

SNAS483F - FEBRUARY 2010 - REVISED AUGUST 2015


# 7.7 Typical Characteristics

The following typical performance plots apply for the internal VREF = 2.56 V, V+ = 3.3 V, Pseudo-Differential connection, unless otherwise specified. All limits  $T_A = T_J = 25^{\circ}$ C unless otherwise specified.



# **Typical Characteristics (continued)**


The following typical performance plots apply for the internal VREF = 2.56 V, V+ = 3.3 V, Pseudo-Differential connection, unless otherwise specified. All limits  $T_A = T_J = 25^{\circ}$ C unless otherwise specified.




SNAS483F - FEBRUARY 2010 - REVISED AUGUST 2015


# **Typical Characteristics (continued)**


The following typical performance plots apply for the internal VREF = 2.56 V, V+ = 3.3 V, Pseudo-Differential connection, unless otherwise specified. All limits  $T_A = T_J = 25^{\circ}$ C unless otherwise specified.





# **Typical Characteristics (continued)**





# 8 Detailed Description

# 8.1 Overview

The ADC128D818 provides 8 analog inputs, a temperature sensor, a delta-sigma ADC, an external or internal VREF option, and WATCHDOG registers on a single chip. An I<sup>2</sup>C Serial Bus interface is also provided. The ADC128D818 can perform voltage and temperature monitoring for a variety of systems.


The ADC128D818 continuously converts the voltage input to 12-bit resolution with an internal VREF of 0.625-mV LSb (Least Significant bit) weighting, yielding input range of 0 V to 2.56 V. There is also an external VREF option that ranges from 1.25 V to V+. The analog inputs are intended to be connected to several power supplies present in a variety of systems. Eight inputs can be configured for single-ended and/or pseudo-differential channels. Temperature can be converted to a 9-bit two's complement word with resolutions of 0.5°C per LSb.

The ADC128D818 provides a number of internal registers. These registers are summarized in Table 19.

The ADC128D818 supports Standard Mode (Sm, 100 kbps) and Fast Mode (Fm, 400 kbps) I<sup>2</sup>C interface modes of operation. ADC128D818 includes an analog filter on the I<sup>2</sup>C digital control lines that allows improved noise immunity. The device also supports TIME-OUT reset function on SDA and SCL to prevent I<sup>2</sup>C bus lock-up. Two tri-level address pins allow up to 9 devices on a single I<sup>2</sup>C bus.

At start-up, ADC128D818 cycles through each measurement in sequence and continuously loops through the sequence based on the Conversion Rate Register (address 07h) setting. Each measured value is compared to values stored in the Limit Registers (addresses 2Ah - 39h). When the measured value violates the programmed limit, the ADC128D818 will set a corresponding interrupt bit in the Interrupt Status Registers (address 01h). An interrupt output pin, INT, is also available and fully programmable.

# 8.2 Functional Block Diagram



# 8.3 Feature Description

### 8.3.1 Supply Voltage (V+)

The ADC128D818 operates with a supply voltage, V+, that has a range between 3 V to 5.5 V. Take care to bypass this pin with a parallel combination of  $1-\mu F$  (electrolytic or tantalum) capacitor and  $0.1-\mu F$  (ceramic) bypass capacitor.

# 8.3.2 Voltage References (VREF)

The reference voltage (VREF) sets the analog input range. The ADC128D818 has two options for setting VREF. The first option is to use the internal VREF, which is equal to 2.56 V. The second option is to source VREF externally through pin 1 of ADC128D818. In this case, the external VREF will operate in the range of 1.25 V to V+. The default VREF selection is the internal VREF. If the external VREF is preferred, use the *Advanced Configuration Register — Address OBh* to change this setting.

VREF source must have a low output impedance and needs to be bypassed with a minimum capacitor value of 0.1  $\mu$ F. A larger capacitor value of 1  $\mu$ F placed in parallel with the 0.1  $\mu$ F is preferred. VREF of the ADC128D818, like all ADC converters, does not reject noise or voltage variations. Keep this in mind if VREF is derived from the power supply. Any noise and/or ripple from the supply that is not rejected by the external reference circuitry will appear in the digital results. The use of a reference source is recommended. The LM4040 and LM4050 shunt reference families as well as the LM4120 and LM4140 series reference families are excellent choices for a reference source.

# 8.3.3 Analog Inputs (IN0 - IN7)

The ADC128D818 allows up to 8 single-ended inputs or 4 pseudo-differential inputs as selected by the modes of operation. The input types are described in the next subsections.

### 8.3.3.1 Single-Ended Input

ADC128D818 allows a maximum of 8 single-ended inputs, where the source's voltage is connected to INx ( $0 \le x \le 7$ ). The source's ground must be connected to ADC128D818's GND pin. In theory, INx can be of any value between 0V and (VREF-3LSb/2), where LSb = VREF/2<sup>12</sup>.

To use the device single-endedly, refer to the *Modes of Operation* section and to bits [2:1] of the *Advanced Configuration Register* — *Address OBh.* Figure 24 shows the appropriate configuration for a single-ended connection.




Figure 24. Single-Ended Configuration

### 8.3.3.2 Pseudo-Differential Input

Pseudo-differential mode is defined as the positive input voltage applied differentially to the ADC128D818, as shown in Figure 25. The input that is digitized is ( $\Delta$ VIN = IN+ - IN–), where (IN+ - IN–) is (IN0-IN1), (IN3-IN2), (IN4-IN5), or (IN7-IN6). Be aware of this input configuration because the order is swapped. In theory,  $\Delta$ VIN can be of any value between 0 V and (VREF – 3LSb/2), where LSb = VREF/2<sup>12</sup>.

By using this pseudo-differential input, small signals common to both inputs are rejected. Thus, operation with a pseudo-differential input signal will provide better performance than with a single-ended input. See *Modes of Operation* for more information.

# Feature Description (continued)




Figure 25. Pseudo-Differential Configuration

# 8.4 Device Functional Modes

### 8.4.1 Modes of Operation

ADC128D818 allows 4 modes of operation, as summarized in the following table. Set the desired mode of operation using the *Advanced Configuration Register* — *Address 0Bh*, bits [2:1]).

CH.	MODE 0	MODE 1	MODE 2	MODE 3
1	IN0	INO	IN0 (+) and IN1 (-)	INO
2	IN1	IN1	IN3 (+) and IN2 (-)	IN1
3	IN2	IN2	IN4 (+) and IN5 (-)	IN2
4	IN3	IN3	IN7 (+) and IN6 (-)	IN3
5	IN4	IN4		IN4 (+) and IN5 (-)
6	IN5	IN5		IN7 (+) and IN6 (-)
7	IN6	IN6		
8	nc <sup>(1)</sup>	IN7		
Local Temp	Yes	No	Yes	Yes

#### Table 1. Modes of Operation

(1) nc = No Connect

### 8.5 Programming

### 8.5.1 Interface

The Serial Bus control lines include the SDA (serial data), SCL (serial clock), and A0-A1 (Serial Bus Address) pins. The ADC128D818 can only operate as a slave. The SCL line only controls the serial interface, and all of other clock functions within ADC128D818 are done with a separate asynchronous internal clock.

When the Serial Bus Interface is used, a write will always consists of the ADC128D818 Serial Bus Address byte, followed by the Register Address byte, then the Data byte. Figure 26 and Figure 27 are two examples showing how to write to the ADC128D818.

There are two cases for a read:

- 1. If the Register Address is known to be at the desired address, simply read the ADC128D818 with the Serial Bus Address byte, followed by the Data byte read from the ADC128D818. Examples of this type of read can be seen in Figure 28 and Figure 29.
- 2. If the Register Address value is unknown, write to the ADC128D818 with the Serial Bus Address byte, followed by the desired Register Address byte. Then restart the Serial Communication with a Read consisting of the Serial Bus Address byte, followed by the Data byte read from the ADC128D818. See Figure 30 and Figure 31 for examples of this type of read.

# **Programming (continued)**

The Serial Bus Address can be found in the next section, and the Register Address can be found in *Register Maps*. For more information on the I<sup>2</sup>C Interface, refer to NXP's "I<sup>2</sup>C-Bus Specification and User Manual", rev. 03.

### 8.5.1.1 Serial Bus Address

There are nine different configurations for the ADC128D818 Serial Bus Address, thus nine devices are allowed on a single I<sup>2</sup>C bus. Examples to set each address bit low, high, or to midscale can be found in *System Examples*. The Serial Bus Address can be set as follows:

A1	A0	SERIAL BUS ADDRESS [A6][A5][A4][A0]	SERIAL BUS ADDRESS (HEX)			
LOW	LOW	001_1101b	1Dh			
LOW	MID	001_1110b	1Eh			
LOW	HIGH	001_1111b	1Fh			
MID	LOW	010_1101b	2Dh			
MID	MID	010_1110b	2Eh			
MID	HIGH	010_1111b	2Fh			
HIGH	LOW	011_0101b	35h			
HIGH	MID	011_0110b	36h			
HIGH	HIGH	011_0111b	37h			

Table 2	. Serial	Bus	Address	Table
---------	----------	-----	---------	-------

### 8.5.1.2 Time-out

The ADC128D818 I<sup>2</sup>C state machine resets to its idle state if either SCL or SDA is held low for longer than 35 ms. This feature also ensures that ADC128D818 will automatically release SDA after driving it low continuously for 25 to 35 ms, hence preventing I<sup>2</sup>C bus lock-up. The TIME-OUT feature should not be used when the device is operating in deep shutdown mode.

#### 8.5.1.2.1 Example Writes and Reads




Figure 26. Serial Bus Interface Write Example 1 - Internal Address Register Set Only




Figure 27. Serial Bus Interface Write Example 2 - Internal Address Register Set With Data Byte Write




Figure 28. Serial Bus Interface Read Example 1 - Single Byte Read With Preset Internal Address Register




Figure 29. Serial Bus Interface Read Example 2 - Double Byte Read With Preset Internal Address Register




Figure 30. Serial Bus Interface Read Example 3 - Single Byte Read With Internal Address Set Using a Repeat Start




Figure 31. Serial Bus Interface Read Example 4 - Double Byte Read With Internal Address Set Using a Repeat Start

# 8.6 Register Maps

### 8.6.1 ADC128D818 Internal Registers

REGISTER NAME	READ/ WRITE	REGISTER ADDRESS (HEX)	DEFAULT VALUE [7:0]	REGISTER DESCRIPTION	REGISTER FORMAT
Configuration Register	R/W	00h	0000_1000	Provides control and configuration	8-bit
Interrupt Status Register	R	01h	0000_0000	Provides status of each WATCHDOG limit or interrupt event	8-bit
Interrupt Mask Register	R/W	03h	0000_0000	Masks the interrupt status from propagating to $\overline{\text{INT}}$	8-bit
Conversion Rate Register	R/W	07h	0000_0000	Controls the conversion rate	8-bit
Channel Disable Register	R/W	08h	0000_0000	Disables conversion for each voltage or temperature channel	8-bit
One-Shot Register	W	09h	0000_0000	Initiates a single conversion of all enabled channels	8-bit
Deep Shutdown Register	R/W	0Ah	0000_0000	Enables deep shutdown mode	8-bit
Advanced Configuration Register	R/W	0Bh	0000_0000	Selects internal or external VREF and modes of operation	8-bit
Busy Status Register	R	0Ch	0000_0010	Reflects ADC128D818 'Busy' and 'Not Ready' statuses	8-bit
Channel Readings Registers	R	20h - 27h		Report the channels (voltage or temperature) readings	16-bit
Limit Registers	R/W	2Ah - 39h		Set the limits for the voltage and temperature channels	8-bit
Manufacturer ID Register	R	3Eh	0000_0001	Reports the manufacturer's ID	8-bit
Revision ID Register	R	3Fh	0000_1001	Reports the revision's ID	8-bit

### Table 3. ADC128D818 Internal Registers

#### ADC128D818

SNAS483F - FEBRUARY 2010 - REVISED AUGUST 2015

# 8.6.2 Configuration Register — Address 00h

Default Value [7:0] = 0000\_1000 binary

BIT	BIT NAME	<b>READ/WRITE</b>	BIT DESCRIPTION
ALL MO	ODES		
0	Start	Read/Write	0: ADC128D818 in shutdown mode 1: Enable startup of monitoring operations
1	INT_Enable	Read/Write	1: Enable the interrupt output pin, INT
2	Reserved	Read Only	
3	INT_Clear	Read/Write	1: Clear the interrupt output pin, INT, without affecting the contents of Interrupt Status Registers. When this bit is set high, the device stops the round-robin monitoring loop.
4	Reserved	Read Only	
5	Reserved	Read Only	
6	Reserved	Read Only	
7	Initialization	Read/Write	1: Restore default values to the following registers: Configuration, Interrupt Status, Interrupt Mask, Conversion Rate, Channel Disable, One-Shot, Deep Shutdown, Advanced Configuration, Busy Status, Channel Readings, Limit, Manufacturer ID, Revision ID. This bit clears itself

#### Table 4. Address 00h

# 8.6.3 Interrupt Status Register — Address 01h

Default Value [7:0] = 0000\_0000 binary

# Table 5. Address 01h

BIT	BIT NAME	READ/WRITE	BIT DESCRIPTION
MODE 0			
0	IN0 Error	Read Only	1: A High or Low limit has been exceeded
1	IN1 Error	Read Only	1: A High or Low limit has been exceeded
2	IN2 Error	Read Only	1: A High or Low limit has been exceeded
3	IN3 Error	Read Only	1: A High or Low limit has been exceeded
4	IN4 Error	Read Only	1: A High or Low limit has been exceeded
5	IN5 Error	Read Only	1: A High or Low limit has been exceeded
6	IN6 Error	Read Only	1: A High or Low limit has been exceeded
7	Hot Temperature Error	Read Only	1: A High limit has been exceeded
MODE 1			
0	IN0 Error	Read Only	1: A High or Low limit has been exceeded
1	IN1 Error	Read Only	1: A High or Low limit has been exceeded
2	IN2 Error	Read Only	1: A High or Low limit has been exceeded
3	IN3 Error	Read Only	1: A High or Low limit has been exceeded
4	IN4 Error	Read Only	1: A High or Low limit has been exceeded
5	IN5 Error	Read Only	1: A High or Low limit has been exceeded
6	IN6 Error	Read Only	1: A High or Low limit has been exceeded
7	IN7 Error	Read Only	1: A High or Low limit has been exceeded
MODE 2	2		
0	IN0(+) and IN1(-) Error	Read Only	1: A High or Low limit has been exceeded
1	IN3(+) and IN2(-) Error	Read Only	1: A High or Low limit has been exceeded
2	IN4(+) and IN5(-) Error	Read Only	1: A High or Low limit has been exceeded
3	IN7(+) and IN6(-) Error	Read Only	1: A High or Low limit has been exceeded
4	Reserved	Read Only	
5	Reserved	Read Only	
6	Reserved	Read Only	

BIT	BIT NAME	READ/WRITE	BIT DESCRIPTION
7	Hot Temperature Error	Read Only	1: A High limit has been exceeded
MODE 3			
0	IN0 Error	Read Only	1: A High or Low limit has been exceeded
1	IN1 Error	Read Only	1: A High or Low limit has been exceeded
2	IN2 Error	Read Only	1: A High or Low limit has been exceeded
3	IN3 Error	Read Only	1: A High or Low limit has been exceeded
4	IN4(+) and IN5(-) Error	Read Only	1: A High or Low limit has been exceeded
5	IN7(+) and IN6(-) Error	Read Only	1: A High or Low limit has been exceeded
6	Reserved	Read Only	
7	Hot Temperature Error	Read Only	1: A High limit has been exceeded

# Table 5. Address 01h (continued)

# 8.6.4 Interrupt Mask Register — Address 03h

Default Value [7:0] = 0000\_0000 binary

### Table 6. Address 03h

MODE 0       0     IN0 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       1     IN1 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       2     IN2 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       3     IN3 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       4     IN4 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       5     IN5 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       6     IN6 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       7     Temperature Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       1     IN1 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       7     Temperature Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interr	BIT	BIT NAME	READ/WRITE	BIT DESCRIPTION
0     IND Mask     Read/Write     output pin, INT     Intervent       1     IN1 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       2     IN2 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       3     IN3 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       4     IN4 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       5     IN5 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       6     IN6 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       7     Temperature Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       1     IN1 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       7     Temperature Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       1     IN1 Mask	MODE 0			
1   IN1 Misk   Read/Write   output pin, INT     2   IN2 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     4   IN4 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   Temperature Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     9   IN0 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     1   IN1 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     2   IN2 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt	0	IN0 Mask	Read/Write	
2   IN2 Mask   Read/Write   output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     4   IN4 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   Temperature Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     9   IN0 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     1   IN1 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     1   IN1 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     2   IN2 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt	1	IN1 Mask	Read/Write	
3   INS Mask   Read/Write   output pin, INT     4   IN4 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   Temperature Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     9   IN0 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     1   IN1 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     1   IN1 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     2   IN2 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     4   IN4 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt	2	IN2 Mask	Read/Write	
4   IN4 Mask   Read/Write   output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   Temperature Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     MODE 1   1   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     1   IN1 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     2   IN0 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     4   IN4 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT <td>3</td> <td>IN3 Mask</td> <td>Read/Write</td> <td></td>	3	IN3 Mask	Read/Write	
S   INS Mask   Read/Write   output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   Temperature Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     MODE 1   1   IN0 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     1   IN1 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     2   IN2 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     4   IN4 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propaga	4	IN4 Mask	Read/Write	1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT
6   ING Mask   Read/Write   output pin, INT   For the order of the interrupt     7   Temperature Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     MODE 1   1   Inst Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     1   IN1 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     2   IN2 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     4   IN4 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask	5	IN5 Mask	Read/Write	
7   Temperature Mask   Read/Write   output pin, INT   1   1   1   1   1   1   Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     1   IN1 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     2   IN2 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     4   IN4 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the cor	6	IN6 Mask	Read/Write	
0     IN0 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       1     IN1 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       2     IN2 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       3     IN3 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       4     IN4 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       5     IN5 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       6     IN6 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       7     IN7 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       7     IN7 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT       7     IN7 Mask     Read/Write     1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT	7	Temperature Mask	Read/Write	
0   IND Mask   Read/Write   output pin, INT     1   IN1 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     2   IN2 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     4   IN4 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     8   UN6 As the corresponding interrupt status from propagating to the interrupt output pin, INT	MODE 1			
1   INT Mask   Read/Write   output pin, INT   INT <t< td=""><td>0</td><td>IN0 Mask</td><td>Read/Write</td><td></td></t<>	0	IN0 Mask	Read/Write	
2   IN2 Mask   Read/Write   output pin, INT     3   IN3 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     4   IN4 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     8   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     MODE 2   1: Mask the corresponding interrupt status from propagating to the interrupt	1	IN1 Mask	Read/Write	
3   IN3 Mask   Read/Write   output pin, INT   INT <t< td=""><td>2</td><td>IN2 Mask</td><td>Read/Write</td><td>1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT</td></t<>	2	IN2 Mask	Read/Write	1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT
4   IN4 Mask   Read/Write   output pin, INT     5   IN5 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     MODE 2   1: Mask the corresponding interrupt status from propagating to the interrupt	3	IN3 Mask	Read/Write	
S   INS Mask   Read/Write   output pin, INT     6   IN6 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     7   IN7 Mask   Read/Write   1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT     MODE 2   1: Mask the corresponding interrupt status from propagating to the interrupt	4	IN4 Mask	Read/Write	
6 ING Mask Read/Write output pin, INT   7 IN7 Mask Read/Write 1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT   MODE 2 1: Mask the corresponding interrupt status from propagating to the interrupt	5	IN5 Mask	Read/Write	
MODE 2 1: Mask the corresponding interrupt status from propagating to the interrupt	6	IN6 Mask	Read/Write	
1: Mask the corresponding interrupt status from propagating to the interrupt	7	IN7 Mask	Read/Write	1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT
0 IN0(+) and IN1(-) Mask Read/Write 1: Mask the corresponding interrupt status from propagating to the interrupt output pin INT	MODE 2			
a where built is i	0	IN0(+) and IN1(-) Mask	Read/Write	1: Mask the corresponding interrupt status from propagating to the interrupt output pin, INT

#### ADC128D818 SNAS483F – FEBRUARY 2010 – REVISED AUGUST 2015

**BIT NAME READ/WRITE BIT DESCRIPTION** BIT 1: Mask the corresponding interrupt status from propagating to the interrupt 1 IN3(+) and IN2(-) Mask Read/Write output pin, INT 1: Mask the corresponding interrupt status from propagating to the interrupt 2 IN4(+) and IN5(-) Mask Read/Write output pin, INT 1: Mask the corresponding interrupt status from propagating to the interrupt 3 IN7(+) and IN6(-) Mask Read/Write output pin, INT 4 Reserved Read Only 5 Reserved Read Only 6 Reserved Read Only 1: Mask the corresponding interrupt status from propagating to the interrupt 7 **Temperature Mask** Read/Write output pin, INT MODE 3 1: Mask the corresponding interrupt status from propagating to the interrupt 0 IN0 Mask Read/Write output pin, INT 1: Mask the corresponding interrupt status from propagating to the interrupt IN1 Mask Read/Write 1 output pin, INT 1: Mask the corresponding interrupt status from propagating to the interrupt 2 IN2 Mask Read/Write output pin, INT 1: Mask the corresponding interrupt status from propagating to the interrupt 3 IN3 Mask Read/Write output pin, INT 1: Mask the corresponding interrupt status from propagating to the interrupt 4 IN4(+) and IN5(-) Mask Read/Write output pin, INT 1: Mask the corresponding interrupt status from propagating to the interrupt 5 IN7(+) and IN6(-) Mask Read/Write output pin, INT 6 Reserved Read Only 1: Mask the corresponding interrupt status from propagating to the interrupt 7 Temperature Mask Read/Write output pin, INT

### Table 6. Address 03h (continued)

### 8.6.5 Conversion Rate Register — Address 07h

Default Value [7:0] = 0000\_0000 binary

#### Table 7. Address 07h

BIT	BIT NAME	READ/WRITE	BIT DESCRIPTION
0	Conversion Rate	Read/Write	Controls the conversion rate: 0: Low Power Conversion Mode 1: Continuous Conversion Mode Note: This register must only be programmed when the device is in shutdown mode, that is, when the 'START' bit of the 'Configuration Register' (address 00h) = 0
1–7	Reserved	Read Only	

### 8.6.6 Channel Disable Register — Address 08h

Default Value [7:0] = 0000\_0000 binary

- This register must only be programmed when the device is in shutdown mode, that is, when the 'START' bit of the "Configuration Register' (address 00h) = 0.
- Whenever this register is programmed, all of the values in the Channel Reading Registers and Interrupt Status Registers will return to their default values.

#### Table 8. Address 08h

BIT	BIT NAME	READ/WRITE	BIT DESCRIPTION
MODE 0			
0	IN0 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.

# Table 8. Address 08h (continued)

	Table 8. Address 08n (continued)				
BIT	BIT NAME	READ/WRITE	BIT DESCRIPTION		
1	IN1 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
2	IN2 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed		
3	IN3 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
4	IN4 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
5	IN5 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
6	IN6 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
7	Temperature Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
MODE 1					
0	IN0 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
1	IN1 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
2	IN2 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
3	IN3 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
4	IN4 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
5	IN5 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
6	IN6 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
7	IN7 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
MODE 2	2	-			
0	IN0(+) and IN1(-) Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
1	IN3(+) and IN2(-) Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
2	IN4(+) and IN5(-) Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
3	IN7(+) and IN6(-) Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
4	Reserved	Read Only			
5	Reserved	Read Only			
6	Reserved	Read Only			
7	Temperature Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
MODE 3	3				
0	IN0 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
1	IN1 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
2	IN2 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
3	IN3 Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		

#### ADC128D818 SNAS483F – FEBRUARY 2010 – REVISED AUGUST 2015

BIT	IT BIT NAME READ/WRITE		BIT DESCRIPTION		
4	IN4(+) and IN5(-) Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
5	IN7(+) and IN6(-) Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		
6	Reserved	Read Only			
7	Temperature Disable	Read/Write	1: Conversions are skipped and disabled, value register reading will be 0, and error events will be suppressed.		

# Table 8. Address 08h (continued)

# 8.6.7 One-Shot Register — Address 09h

Default Value [7:0] = 0000\_0000 binary

### Table 9. Address 09h

BIT	BIT NAME	READ/WRITE	BIT DESCRIPTION
0	One-Shot	Write Only	1: Initiate a single conversion and comparison cycle when the device is in shutdown mode or deep shutdown mode, after which the device returns to the respective mode that it was in
1–7	Reserved	Read Only	

# 8.6.8 Deep Shutdown Register — Address 0Ah

Default Value [7:0] = 0000\_0000 binary

### Table 10. Address 0Ah

BIT	BIT NAME	READ/WRITE	BIT DESCRIPTION
0	Deep Shutdown Enable	Read/Write	1: When 'START' = 0 (address 00h, bit 0), setting this bit high will place the device in deep shutdown mode
1–7	Reserved	Read Only	

### 8.6.9 Advanced Configuration Register — Address 0Bh

Default Value [7:0] = 0000\_0000 binary

Note: Whenever the Advanced Configuration Register is programmed, all of the values in the Channel Reading Registers and Interrupt Status Registers will return to their default values.

BIT	BIT NAME	READ/WRITE		BIT DESCRIPTION				
0	External Reference Enable	Read/Write		0: Selects the 2.56V internal VREF 1: Selects the variable external VREF				
	Mode Select [0]	Read/Write	Mode Select [1]	Mode Select [0]	Mode			
1			0	0	Mode 0			
1			0	1	Mode 1			
			1	0	Mode 2			
2	Mode Select [1]		1	1	Mode 3			
3–7	Reserved	Read Only						

#### Table 11. Address 0Bh

# 8.6.10 Busy Status Register — Address 0Ch

Default Value [7:0] = 0000\_0010 binary

### Table 12. Address 0Ch

BIT	BIT NAME	READ/WRITE	BIT DESCRIPTION	
0	Busy	Read Only	1: ADC128D818 is converting	
1	Not Ready	Read Only	1: Waiting for the power-up sequence to end	
2–7	Reserved	Read Only		

# 8.6.11 Channel Readings Registers — Addresses 20h – 27h

ADDRESS	REGISTER NAME	READ/WRITE	REGISTER DESCRIPTION
MODE 0			
20h	IN0 Reading	Read Only	Reading for this perspective channel
21h	IN1 Reading	Read Only	Reading for this perspective channel
22h	IN2 Reading	Read Only	Reading for this perspective channel
23h	IN3 Reading	Read Only	Reading for this perspective channel
24h	IN4 Reading	Read Only	Reading for this perspective channel
25h	IN5 Reading	Read Only	Reading for this perspective channel
26h	IN6 Reading	Read Only	Reading for this perspective channel
27h	Temperature Reading	Read Only	Reading for this perspective channel
MODE 1		L.	
20h	IN0 Reading	Read Only	Reading for this perspective channel
21h	IN1 Reading	Read Only	Reading for this perspective channel
22h	IN2 Reading	Read Only	Reading for this perspective channel
23h	IN3 Reading	Read Only	Reading for this perspective channel
24h	IN4 Reading	Read Only	Reading for this perspective channel
25h	IN5 Reading	Read Only	Reading for this perspective channel
26h	IN6 Reading	Read Only	Reading for this perspective channel
27h	IN7 Reading	Read Only	Reading for this perspective channel
MODE 2			
20h	IN0(+) and IN1(-) Reading	Read Only	Reading for this perspective channel
21h	IN3(+) and IN2(-) Reading	Read Only	Reading for this perspective channel
22h	IN4(+) and IN5(-) Reading	Read Only	Reading for this perspective channel
23h	IN7(+) and IN6(-) Reading	Read Only	Reading for this perspective channel
24h	Reserved	Read Only	
25h	Reserved	Read Only	
26h	Reserved	Read Only	
27h	Temperature Reading	Read Only	Reading for this perspective channel
MODE 3			
20h	IN0 Reading	Read Only	Reading for this perspective channel
21h	IN1 Reading	Read Only	Reading for this perspective channel
22h	IN2 Reading	Read Only	Reading for this perspective channel
23h	IN3 Reading	Read Only	Reading for this perspective channel
24h	IN4(+) and IN5(-) Reading	Read Only	Reading for this perspective channel
25h	IN7(+) and IN6(-) Reading	Read Only	Reading for this perspective channel
26h	Reserved	Read Only	
27h	Temperature Reading	Read Only	Reading for this perspective channel

# 8.6.12 Limit Registers — Addresses 2Ah – 39h

ADDRESS	REGISTER NAME	READ/WRITE	REGISTER DESCRIPTION
MODE 0			
2Ah	IN0 High Limit	Read/Write	High Limit
2Bh	IN0 Low Limit	Read/Write	Low Limit
2Ch	IN1 High Limit	Read/Write	High Limit
2Dh	IN1 Low Limit	Read/Write	Low Limit
2Eh	IN2 High Limit	Read/Write	High Limit
2Fh	IN2 Low Limit	Read/Write	Low Limit
30h	IN3 High Limit	Read/Write	High Limit
31h	IN3 Low Limit	Read/Write	Low Limit
32h	IN4 High Limit	Read/Write	High Limit
33h	IN4 Low Limit	Read/Write	Low Limit
34h	IN5 High Limit	Read/Write	High Limit
35h	IN5 Low Limit	Read/Write	Low Limit
36h	IN6 High Limit	Read/Write	High Limit
37h	IN6 Low Limit	Read/Write	Low Limit
38h	Temperature High Limit	Read/Write	High Limit
39h	Temperature Hysteresis Limit	Read/Write	Hysteresis Limit
MODE 1			
2Ah	IN0 High Limit	Read/Write	High Limit
2Bh	INO Low Limit	Read/Write	Low Limit
2Ch	IN1 High Limit	Read/Write	High Limit
2Dh	IN1 Low Limit	Read/Write	Low Limit
2Eh	IN2 High Limit	Read/Write	High Limit
2Fh	IN2 Low Limit	Read/Write	Low Limit
30h	IN3 High Limit	Read/Write	High Limit
31h	IN3 Low Limit	Read/Write	Low Limit
32h	IN4 High Limit	Read/Write	High Limit
33h	IN4 Low Limit	Read/Write	Low Limit
34h	IN5 High Limit	Read/Write	High Limit
35h	IN5 Low Limit	Read/Write	Low Limit
36h	IN6 High Limit	Read/Write	High Limit
37h	IN6 Low Limit	Read/Write	Low Limit
38h	IN7 High Limit	Read/Write	High Limit
39h	IN7 Low Limit	Read/Write	Low Limit
MODE 2			
2Ah	IN0(+) and IN1(-) High Limit	Read/Write	High Limit
2Bh	IN0(+) and IN1(-) Low Limit	Read/Write	Low Limit
2Ch	IN3(+) and IN2(-) High Limit	Read/Write	High Limit
2Dh	IN3(+) and IN2(-) Low Limit	Read/Write	Low Limit
2Eh	IN4(+) and IN5(-) High Limit	Read/Write	High Limit
2Fh	IN4(+) and IN5(-) Low Limit	Read/Write	Low Limit
30h	IN7(+) and IN6(-) High Limit	Read/Write	High Limit
31h	IN7(+) and IN6(-) Low Limit	Read/Write	Low Limit
32h	Reserved	Read Only	
	Reserved	Read Only	
33h			

# Table 13. Addresses 2Ah – 39h

ADDRESS	REGISTER NAME	READ/WRITE	REGISTER DESCRIPTION
35h	Reserved	Read Only	
36h	Reserved	Read Only	
37h	Reserved	Read Only	
38h	Temperature High Limit	Read/Write	High Limit
39h	Temperature Hysteresis Limit	Read/Write	Hysteresis Limit
MODE 3			
2Ah	IN0 High Limit	Read/Write	High Limit
2Bh	IN0 Low Limit	Read/Write	Low Limit
2Ch	IN1 High Limit	Read/Write	High Limit
2Dh	IN1 Low Limit	Read/Write	Low Limit
2Eh	IN2 High Limit	Read/Write	High Limit
2Fh	IN2 Low Limit	Read/Write	Low Limit
30h	IN3 High Limit	Read/Write	High Limit
31h	IN3 Low Limit	Read/Write	Low Limit
32h	IN4(+) and IN5(-) High Limit	Read/Write	High Limit
33h	IN4(+) and IN5(-) Low Limit	Read/Write	Low Limit
34h	IN7(+) and IN6(-) High Limit	Read/Write	High Limit
35h	IN7(+) and IN6(-) Low Limit	Read/Write	Low Limit
36h	Reserved	Read Only	
37h	Reserved	Read Only	
38h	Temperature High Limit	Read/Write	High Limit
39h	Temperature Hysteresis Limit	Read/Write	Hysteresis Limit

### Table 13. Addresses 2Ah – 39h (continued)

# 8.6.13 Manufacturer ID Register — Address 3Eh

Default Value [7:0] = 0000\_0001 binary

#### Table 14. Address 3Eh

ADDRESS	REGISTER NAME	READ/WRITE	REGISTER DESCRIPTION
3Eh	Manufacturer ID	Read Only	Manufacturer's ID always defaults to 0000_0001.

### 8.6.14 Revision ID Register — Addresses 3Fh

Default Value [7:0] = 0000\_1001 binary

### Table 15. Addresses 3Fh

ADDRESS	REGISTER NAME	<b>READ/WRITE</b>	REGISTER DESCRIPTION
3Fh	Revision ID	Read Only	Revision's ID always defaults to 0000_1001.

# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.1.1 Digital Output (D<sub>OUT</sub>)

The digital output code for a 12-bit ADC can be calculated as:

 $D_{OUT} = [\Delta VIN / VREF] \times 2^{12}$ 

(1)

For Equation 1,  $\Delta VIN = INx - GND$ , where  $0 \le x \le 7$ , for the single-ended configuration, and  $\Delta VIN = (IN+ - IN-)$  for the pseudo-differential configuration. In theory,  $\Delta VIN$  can be of any value between 0 V and (VREF-3LSb/2). Any  $\Delta VIN$  value outside of this range will produce a digital output code of 0 or 4095. Figure 32 shows a theoretical plot of D<sub>OUT</sub> vs.  $\Delta VIN$  and some sample D<sub>OUT</sub> calculation using Equation 1.





Figure 32.  $D_{OUT}$  vs  $\Delta$ VIN for a 12-Bit ADC Assuming VREF = 2.56 V.

#### 9.1.2 Temperature Measurement System

The ADC128D818 delta-V<sub>BE</sub> type temperature sensor and delta-sigma ADC perform 9-bit two's-complement conversions of the temperature. This temperature reading can be obtained at the Temperature Reading Register (address 27h). This register is 16-bit wide, and thus, all 9 bits of the temperature reading can be read using a double byte read (Figure 29 or Figure 31). The following Figure 33 and Figure 33 show the theoretical output code ( $D_{OUT}$ ) vs. temperature and some typical temperature-to-code conversions.

# **Application Information (continued)**



(Non-Linear Scale for Clarity)

### Figure 33. 9-Bit Temperature-to-Digital Transfer Function

TEMP	DIGITAL OUTPUT (D <sub>OUT</sub> )						
IEMP	BINARY [MSbLSb]	DECIMAL	HEX				
+125°C	0 _1111_1010	250	0_FA				
+25°C	0_0011_0010	50	0_32				
+0.5°C	0_0000_0001	1	0_01				
+0°C	0_0000_0000	0	0_00				
-0.5°C	1_1111_1111	511	1_FF				
−25°C	1_1100_1110	462	1_CE				
-40°C	1_1011_0000	432	1_B0				

#### Table 16. Temperature Registers Sample Temperatures

In general, the easiest way to calculate the temperature (°C) is to use the following formulas:

If $D_{OUT}[MSb] = 0$ : + Temp(°C) = $D_{OUT}(dec) / 2$	(2)
If $D_{OUT}[MSb] = 1$ : - Temp(°C) = $[2^9 - D_{OUT}(dec)] / 2$	(3)

### 9.1.2.1 Temperature Limits

One of the ADC128D818 features is monitoring the temperature reading. This monitoring is accomplished by setting a temperature limit to the Temperature High Limit Register (Thot , address 38h) and Temperature Hysteresis Limit Register (Thot hyst, address 39h). When the temperature reading > Thot, an interrupt occurs. How this interrupt occurs will be explained in Temperature Interrupt.

Each temperature limit is represented by an 8-bit, two's complement word with a least significant bit (LSb) equal to 1°C. Table 17 shows some sample temperatures that can be programmed to the Temperature Limit Registers.

In general, use the following equations to calculate the digital code that represents the desired temperature limit:

If Temp Limit (°C)  $\geq$  0: Digital Code (dec) = Temp Limit(°C) (4) (5)

If Temp Limit (°C) < 0: Digital Code (dec) =  $2^8$  – |Temp Limit(°C)|

ADC128D818 SNAS483F – FEBRUARY 2010 – REVISED AUGUST 2015

	DIGITAL CODE								
	BINARY [MSbLSb]	DECIMAL	HEX						
+125°C	0111_1101	125	7D						
+25°C	0001_1001	25	19						
+1.0°C	0000_0001	1	01						
+0°C	0000_0000	0	00						
−1.0°C	1111_1111	255	FF						
-25°C	1110_1111	231	E7						
-40°C	1101_1000	216	D8						

### Table 17. Temperature Limit Registers Sample Temperatures

# 9.1.3 Interrupt Structure




Figure 34. Interrupt Structure

Figure 34 shows the ADC128D818's Interrupt Structure.

#### NOTE

The number next to each bit name represents its register address and bit number. For example, 'INT\_Clear' (00h[3]) refers to bit 3 of register address 00h.

# 9.1.3.1 Interrupt Output (INT)

ADC128D818 generates an interrupt as a result of each of its internal WATCHDOG registers on the voltage and temperature channels. In general, INT becomes active when all three scenarios, as depicted in Figure 34, occur:

- 1. 'INT\_Clear' (00h[3]) = 0.
- 2. 'INT\_Enable' (00h[1]) = 1 to enable interrupt output.
- 3. The voltage reading > the voltage high limit or  $\leq$  the voltage low limit, or the temperature reading > T<sub>hot</sub>.

### 9.1.3.2 Interrupt Clearing

Reading the Interrupt Status Register (addresses 01h) will output the contents of the register and clear the register. When the Interrupt Status Register clears, the interrupt output pin, INT, also clears until this register is updated by the round-robin monitoring loop.

Another method to clear the interrupt output pin,  $\overline{INT}$ , is setting ' $\overline{INT}$ \_Clear' bit (address 00h, bit 3) = 1. When this bit is high, the ADC128D818 round-robin monitoring loop will stop.

### 9.1.3.3 Temperature Interrupt

One of the ADC128D818 features is monitoring the temperature reading. This monitoring is accomplished by setting a temperature limit to the Temperature High Limit Register ( $T_{hot}$ , address 38h) and Temperature Hysteresis Limit Register ( $T_{hot\_hyst}$ , address 39h). These limit registers have an interrupt mode, shown in Figure 35, that operates in the following way: if the temperature reading >  $T_{hot}$ , an interrupt will occur and will remain active indefinitely until reset by reading the Interrupt Status Register (address 01h) or cleared by the 'INT\_Clear' bit.

Once an interrupt event has occurred by crossing  $T_{hot}$ , then reset, an interrupt will occur again once the next temperature conversion has completed. The interrupts will continue to occur in this manner until the temperature reading is  $\leq T_{hot}$  hyst and a read of the Interrupt Status Register has occurred.




Figure 35. Tem<u>pe</u>rature Response Structure (Assuming the Interrupt Output Pin, INT, is Reset Before the Next Temperature Reading)

# 9.2 Typical Application




Figure 36. Hardware Monitor Application

#### 9.2.1 Design Requirements

In this typical hardware monitor application, several different sources are being monitored by the ADC128D818. First, an external temperature sensor (LM94022) is being monitored. An external temperature sensor is frequently used to monitor ambient temperature of the system.

# **Typical Application (continued)**

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Power Management

To understand the average supply current (I+), the conversion rates must be introduced. ADC128D818 has three types of conversion rates: Continuous Conversion Mode, Low Power Conversion Mode, and One Shot Mode. In the Low Power Conversion Mode, the device converts all of the enabled channels then enters shutdown mode; this process takes approximately 728 ms to complete. (More information on the conversion rate will be discussed in the *Conversion Rate Register — Address 07h* and *One-Shot Register — Address 09h* sections).

Each type of conversion produces a different average supply current. The supply current for a voltage conversion will be referred to as I+\_VOLTAGE, a temperature conversion as I+\_TEMP, and the shutdown mode as I+\_SHUTDOWN. These values can be obtained from Typical Performance Characteristics plots.

In general, I+ is the average supply current while ADC128D818 is operating in the Low Power Conversion Mode with all of the available channels enabled. Its plot can be seen in *Typical Characteristics* and its equation, Equation 6.

 $I + = [(0.0168)(b)(I^{+}VOLTAGE)] + [(4.932)(10^{-3})(a)(I^{+}TEMP)]$ 

```
+ [1 - (4.932)(10<sup>-3</sup>)(a) - 0.0168(b)](I<sup>+</sup>_SHUTDOWN)
```

where

- a is the number of local temperature available.
- b is the number of ENABLED voltage channel.

(6)

Each mode of operation has a different "a" and "b" values. The following table shows the value for "a" and the maximum value for "b" for each mode.

	а	b (MAX)
Mode 0	1	7
Mode 1	0	8
Mode 2	1	4
Mode 3	1	6

#### Table 18. "A" and "B" Values

### 9.2.2.2 Using the ADC128D818

#### Table 19. ADC128D818 Internal Registers

REGISTER NAME	READ/ WRITE	REGISTER ADDRESS (HEX)	DEFAULT VALUE [7:0]	REGISTER DESCRIPTION	REGISTER FORMAT
Configuration Register	R/W	00h	0000_1000	000_1000 Provides control and configuration	
Interrupt Status Register	R	01h	0000_0000	Provides status of each WATCHDOG limit or interrupt event	8-bit
Interrupt Mask Register	R/W	03h	0000_0000	Masks the interrupt status from propagating to INT	8-bit
Conversion Rate Register	R/W	07h	0000_0000	Controls the conversion rate	8-bit
Channel Disable Register	R/W	08h	0000_0000	Disables conversion for each voltage or temperature channel	8-bit
One-Shot Register	W	09h	0000_0000	00 Initiates a single conversion of all enabled channels	
Deep Shutdown Register	R/W	0Ah	0000_0000	Enables deep shutdown mode	8-bit
Advanced Configuration Register	R/W	0Bh	0000_0000	Selects internal or external VREF and modes of operation	8-bit
Busy Status Register	R	0Ch	0000_0010	Reflects the ADC128D818 'Busy' and 'Not Ready' statuses	8-bit
Channel Readings Registers	R	20h - 27h		Report channels (voltage or temperature) readings	16-bit

REGISTER NAME	READ/ WRITE	REGISTER ADDRESS (HEX)	DEFAULT VALUE [7:0]	REGISTER DESCRIPTION	REGISTER FORMAT
Limit Registers	R/W	2Ah - 39h		Set the limits for the voltage and temperature channels	8-bit
Manufacturer ID Register	R	3Eh	0000_0001	Reports the manufacturer's ID	8-bit
Revision ID Register	R	3Fh	0000_1001	Reports the revision's ID	8-bit

## Table 19. ADC128D818 Internal Registers (continued)

### 9.2.2.2.1 Quick Start

- 1. Power on the device, then wait for at least 33ms.
- Read the Busy Status Register (address 0Ch). If the 'Not Ready' bit = 1, then increase the wait time until 'Not Ready' bit = 0 before proceeding to the next step.
- 3. Program the Advanced Configuration Register Address 0Bh:
  - a. Choose to use the internal or external VREF (bit 0).
  - b. Choose the mode of operation (bits [2:1]).
- 4. Program the Conversion Rate Register (address 07h).
- 5. Choose to enable or disable the channels using the Channel Disable Register (address 08h).
- 6. Using the Interrupt Mask Register (address 03h), choose to mask or not to mask the interrupt status from propagating to the interrupt output pin, INT.
- 7. Program the Limit Registers (addresses 2Ah 39h).
- 8. Set the 'START' bit of the Configuration Register (address 00h, bit 0) to 1.
- 9. Set the 'INT\_Clear' bit (address 00h, bit 3) to 0. If needed, program the 'INT\_Enable' bit (address 00h, bit 1) to 1 to enable the INT output.

The ADC128D818 then performs a round-robin monitoring of enabled voltage and temperature channels. The sequence of items being monitored corresponds to locations in the Channel Readings Registers (except for the temperature reading). Detailed descriptions of the register map can be found at the end of this data sheet.

#### 9.2.2.2.2 Poweron Reset (POR)

When power is first applied, the ADC128D818 performs a power on reset (POR) on several of its registers, which sets the registers to their default values. These default values are shown in Table 19 or in *Register Maps*.

Registers whose default values are not shown have power on conditions that are indeterminate.

#### 9.2.2.2.3 Configuration Register (address 00h)

The Configuration Register (address 00h) provides all control to the ADC128D818. After POR, the 'START' bit (bit 0) is set low and the 'INT\_Clear' bit (bit 3) is set high.

The Configuration Register has the ability to start and stop the ADC128D818, enable and disable the INT output, and set the registers to their default values.

- Bit 0, 'START', controls the monitoring loop of the ADC128D818. After POR, set this bit high to start conversion. Setting this bit low stops the ADC128D818 monitoring loop and puts the ADC128D818 in shutdown mode; thus, reducing power consumption. Even though this bit is set low, serial bus communication is possible with any register in the ADC128D818.
  - After an interrupt occurs, the INT pin will not be cleared if the user sets this bit low.
- Bit 1, 'INT\_Enable', enables the interrupt output pin, INT, when this bit is set high.
- Bit 3, 'INT\_Clear', clears the interrupt output pin, INT, when this bit is set high. When this bit is set high, the ADC128D818 monitoring function will stop. The content of the Interrupt Status Register (address 01h) will not be affected.
- Bit 7, 'INITIALIZATION', accomplishes the same function as POR, that is, it initializes some of the registers to their default values. This bit automatically clears after being set high. Setting this bit high, however, does not reset the Channel Readings Registers (addresses 20h - 27h) and the Limit Registers (addresses 2Ah - 39h). These registers will be indeterminate immediately after power on. If the Channel Readings Registers contain valid conversion results and/or the Limit Registers have been previously set, they will not be affected by this

bit.

#### 9.2.2.2.4 Interrupt Status Register (address 01h)

Each bit in this read-only register indicates whether the voltage reading > the voltage high limit or  $\leq$  the voltage low limit, or the temperature reading > the temperature high limit. For example, if "IN0 High Limit" register (address 2Ah) were set to 2 V and if IN0 reading (address 20h) were 2.56 V, then bit 'IN0 Error' would be 1, indicating that the voltage high limit has been exceeded.

### 9.2.2.2.5 Interrupt Mask Register (address 03h)

This register masks the interrupt status from propagating to the interrupt output pin,  $\overline{INT}$ . For example, if bit 'IN0 Mask' = 1, then the interrupt output pin,  $\overline{INT}$ , would not be pulled low even if an error event occurs at IN0.

### 9.2.2.2.6 Conversion Rate Register (address 07h)

There are three options for controlling the conversion rate. The first option is called the Low Power Conversion Mode, where the device converts all of the enabled channels then enters shutdown mode. This process takes approximately 728 ms to complete.

The second option is the Continuous Conversion Mode, where the device continuously converts the enabled channels, thus never entering shutdown mode. A voltage conversion takes 12.2 ms, and a temperature conversion takes 3.6 ms. For example, if operating in mode 2 and three voltage channels were enabled, then each round-robin monitor would take 40.2 ms ( $3 \times 12.2$ ms + 3.6ms) to complete. Use the "Channel Disable Register" (address 08h) to disable the desired channel(s).

The third option is called the ON-Shot mode, which will be discussed in the next subsection.

### 9.2.2.2.7 One-Shot Register (address 09h)

The One-Shot register is used to initiate a single conversion and comparison cycle when the device is in shutdown mode or deep shutdown mode, after which the device returns to the respective mode it was in. The obvious advantage of using this mode is lower power consumption because the device is operating in shutdown or deep shutdown mode.

This register is not a data register, and it is the write operation that causes the one-shot conversion. The data written to this address is irrelevant and is not stored. A zero will always be read from this register.

### 9.2.2.2.8 Deep Shutdown Register (address 0Ah)

The ADC128D818 can be placed in deep shutdown mode, thus reducing more power consumption. The procedures for deep shutdown entrance are:

- 1. Enter shutdown by setting the 'START' bit of the "Configuration Register' (address 00h, bit 0) to 0.
- 2. Enter deep shutdown by setting the 'DEEP SHUTDOWN' bit (address 0Ah, bit 0) to 1.

3. A one-shot conversion can be triggered by writing any values to register address 09h.

Deep Shutdown Exit Procedure:

1. Set the 'DEEP SHUTDOWN' bit to 0.

#### 9.2.2.2.9 Channel Readings Registers (addresses 20h - 27h)

The channel conversion readings are available in registers 20h to 27h. Each register is 16-bit wide to accommodate the 12-bit voltage reading or 9-bit temperature reading. Conversions can be read at any time and will provide the result of the last conversion. If a conversion is in progress while a communication is started, that conversion will be completed, and the Channel Reading Registers will not be updated until the communication is complete.

### 9.2.3 Application Curve




Figure 37. Total Unadjusted Error

# 9.3 System Examples

# 9.3.1 General Voltage Monitoring




Figure 38. Typical Analog Input Application

A typical application for ADC128D818 is voltage monitoring. In this application, the inputs would most often be connected to linear power supplies of 2.5-V, 3.3-V, ±5-V and ±12-V inputs. These inputs must be attenuated with external resistors to any desired value within the input range. The attenuation is done with resistors R1 and R2 for the positive single-ended voltage, and R3 and R4 for the positive pseudo-differential voltage.

A typical single-ended application might select the input voltage divider to provide 1.9 V at the analog input of the ADC128D818. This is sufficiently high for good resolution of the voltage, yet leaves headroom for upward excursions from the supply of about 25%. To simplify the process of resistor selection, set the value of R2 first. Select a value for R2 between 10 k $\Omega$  and 100 k $\Omega$ . This is low enough to avoid errors due to input leakage currents yet high enough to protect both the inputs under and overdrive conditions as well as minimize loading of the source. Finally, calculate R1 to provide a 1.9-V input using simple voltage divider derived formula:

R1 = [(VS1 - VIN2) / VIN2] × R2

(7)

SNAS483F - FEBRUARY 2010 - REVISED AUGUST 2015

### System Examples (continued)

Take care to bypass V+ with decoupling  $0.1-\mu$ F ceramic capacitor and  $1-\mu$ F tantalum capacitor. If using the external reference option, VREF must be connected to a voltage reference, such as the LM4140, and must also be decoupled to the ground plane by a  $0.1-\mu$ F ceramic capacitor and a  $1-\mu$ F tantalum capacitor. For both supplies, the  $0.1-\mu$ F capacitor must be located as close as possible to the ADC128D818.


Since SDA, SCL, and  $\overline{\text{INT}}$  are open-drain pins, they must have external pullup resistors to ensure that the bus is pulled high until a master device or slave device sinks enough current to pull the bus low. A typical pullup resistor, R, ranges from 1.1 k $\Omega$  to 10 k $\Omega$ . Refer to NXP's "I2C-Bus Specification and User Manual" for more information on sizing R.

Because there are two tri-level address pins (A0 and A1), up to 9 devices can share the same I<sup>2</sup>C bus. A trick to set these serial addresses uses four GPO (general purpose output) pins from the master device as shown in the example diagram. Table 20 shows how to program these GPO pins.

		0		0	
A1	A0	GPO1	GPO2	GPO3	GPO4
LOW	LOW	Z	LOW	Z	LOW
LOW	MID	Z	LOW	HIGH	LOW
LOW	HIGH	Z	Z LOW		Z
MID	LOW	HIGH	LOW	Z	LOW
MID	MID	HIGH	LOW	HIGH	LOW
MID	HIGH	HIGH	LOW	HIGH	Z
HIGH	LOW	HIGH	Z	Z	LOW
HIGH	MID	HIGH	Z	HIGH	LOW
HIGH	HIGH	HIGH	Z	HIGH	Z

#### Table 20. Setting Serial Bus Address Using GPO

### 9.3.2 Voltage Monitoring for Power Supplies






Figure 39 shows a more complete systems application using a DC–DC converter. Such configuration can be used in a power supply application. The point to make with this example diagram is the Serial Bus Address connections. The previous example shows A0 and A1 connected to four GPOs, but this example shows a simpler A0 and A1 connection using two resistor dividers. This connection accomplishes the same goal as the GPO connection, that is, it can set A0 and A1 high, low, or to midscale.

For example, to set A0 high, don't populate RB\_bottom; to set A0 low, don't populate RB\_top; and to set A0 to midscale, leave RB top and RB bottom as is and set them equal to each other. A typical RB value ranges from 1 kOhm to 10 kOhm.

### 9.3.3 Temperature Sensors




Figure 40. Temperature Sensor Applications

An external temperature sensor can be connected to any of ADC128D818's eight single-ended input for additional temperature sensing. One such temperature sensor can be TI's LM94022, a precision analog temperature sensor with selectable gains. The application diagram shows LM94022's gains (GS1 and GS0) both grounded indicating the lowest gain setting. Four possible gains can be set using these GS1 and GS0 pins.

According to the LM94022 data sheet (SNIS140), the voltage-to-temperature output plot can be determined using the method of linear approximation as follows:

 $V - V1 = (V2 - V1) / (T2 - T1) \times (T - T1)$ 

where

- V is in mV
- T is in °C
- V1 and T1 are the coordinates of the lowest temperature
- and T2 and V2 are the coordinates of the highest temperature.

For example, to determine the equation of a line over a temperature range of 20°C to 50°C, first find V1 and V2 relative to those temperatures, then use Equation 8 to find the transfer function.

V − 925 mV = (760 mV − 925 mV) / (50°C − 20°C) × (T − 20°C)	(9)
V = (-5.50 mV /°C) × T + 1035 mV	(10)

For more information and explanation of this example, refer to the LM94022 (SNIS140) data sheet.

(8)

#### ADC128D818 SNAS483F – FEBRUARY 2010 – REVISED AUGUST 2015

### 9.3.4 Bridge Sensors




Figure 41. Bridge Sensor Application

ADC128D818 is perfect for transducer applications such as pressure sensors. These sensors measure pressure of gases or liquids and produce a pressure-equivalent voltage at their outputs. Figure 41 shows a typical connection of a pressure sensor, represented by the bridge sensor.

Most pressure sensor has a low sensitivity characteristic, which means its output is typically in the millivolts range. Because of that reason, an op-amp, such as an instrumentation amplifier, can be used for the gain stage.

The positive aspect of this configuration is its ratiometric connection. A ratiometric connection is when the ADC's VREF and GND are connected to the bridge sensor's voltage references. With a ratiometric configuration, external VREF accuracy can be ignored.

# **10** Power Supply Recommendations

The ADC128D818 operates with a supply voltage, V+, that has a range between 3 V to 5.5 V. Take care to bypass this pin with a parallel combination of  $1-\mu F$  (electrolytic or tantalum) capacitor and  $0.1-\mu F$  (ceramic) bypass capacitor.

The reference voltage (VREF) sets the analog input range. The ADC128D818 has two options for setting VREF. The first option is to use the internal VREF, which is equal to 2.56 V. The second option is to source VREF externally through pin 1 of ADC128D818. In this case, the external VREF will operate in the range of 1.25 V to V+. The default VREF selection is the internal VREF. If the external VREF is preferred, use the *Advanced Configuration Register — Address OBh* to change this setting.

VREF source must have a low output impedance and needs to be bypassed with a minimum capacitor value of 0.1  $\mu$ F. A larger capacitor value of 1  $\mu$ F placed in parallel with the 0.1  $\mu$ F is preferred. VREF of the ADC128D818, like all ADC converters, does not reject noise or voltage variations. Keep this in mind if VREF is derived from the power supply. Any noise and/or ripple from the supply that is not rejected by the external reference circuitry will appear in the digital results. The use of a reference source is recommended. The LM4040 (SLOS746) and LM4050 (SNOS455) shunt reference families as well as the LM4120 (SNVS049) and LM4140 (SNVS053) series reference families are excellent choices for a reference source.

# 11 Layout

# 11.1 Layout Guidelines

Analog inputs will provide best accuracy when referred to the GND pin or a supply with low noise. A separate, low-impedance ground plane for analog ground, which provides a ground point for the voltage dividers and analog components, will provide best performance but is not mandatory. Analog components such as voltage dividers must be located physically as close as possible to the ADC128D818.

# 11.2 Layout Example




Figure 42. Sample Layout

# 12 Device and Documentation Support

# **12.1 Documentation Support**

# 12.1.1 Related Documentation

For related documentation, see the following:

- LM94022/22Q 1.5V, SC70, Multi-Gain Analog Temp Sensor w/Class-AB Output, SNIS140
- LM4040-EP Precision Micropower Shunt Voltage Reference, SLOS746
- LM4050-N/LM4050-N-Q1 Precision Micropower Shunt Voltage Reference, SNOS455
- LM4120 Precision Micropower Low Dropout Voltage Reference, SNVS049
- LM4140 High Precision Low Noise Low Dropout Voltage Reference, SNVS053

# 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

# 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

# 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ADC128D818CIMT/NOPB	ACTIVE	TSSOP	PW	16	92	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	128D818 CIMT	Samples
ADC128D818CIMTX/NOPB	ACTIVE	TSSOP	PW	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	128D818 CIMT	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

8-Jul-2018

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nomina
----------------------------

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC128D818CIMTX/NOP B	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION

8-Jul-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC128D818CIMTX/NOP B	TSSOP	PW	16	2500	367.0	367.0	35.0


# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

# PW0016A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# PW0016A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.

<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.