SCDS061D - APRIL 1998 - REVISED OCTOBER 2000

- **5-**Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Latch-Up Performance Exceeds 250 mA Per JESD 17

#### description

The SN74CBT3861 provides ten bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one 10-bit switch with a single output-enable  $(\overline{OE})$  input. When  $\overline{OE}$  is low, the switch is on, and port A is connected to port B. When  $\overline{OE}$  is high, the switch is open, and the high-impedance state exists between the two ports.

| DBQ, DGV, DW, OR PW PACKAGE<br>(TOP VIEW)  |   |  |  |  |  |  |  |  |  |  |  |
|--|---|--|--|--|--|--|--|--|--|--|--|
| NC [<br>A1 [<br>A2 [<br>A3 [<br>A3 [<br>A5 [<br>A7 [<br>A8 [<br>A9 [<br>A10 [<br>GND [ | 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12 | 24<br>23<br>22<br>21<br>20<br>19<br>18<br>17<br>16<br>15<br>14 | V <sub>CC</sub><br>OE<br>B1<br>B2<br>B3<br>B4<br>B5<br>B6<br>B7<br>B8<br>B9<br>B10 |  |  |  |  |  |  |  |  |
| l l  |   |  | I  |  |  |  |  |  |  |  |  |

NC - No internal connection


| TA            | PACKAGE           | t             | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING |
|---------------|-------------------|---------------|--------------------------|---------------------|
|               | SOIC – DW         | Tube          | SN74CBT3861DW            | CBT3861             |
|               | 30IC - DW         | Tape and reel | SN74CBT3861DWR           | CD13001             |
| –40°C to 85°C | SSOP (QSOP) – DBQ | Tape and reel | SN74CBT3861DBQR          | CBT3861             |
|               | TSSOP – PW        | Tape and reel | SN74CBT3861PWR           | CU861               |
|               | TVSOP – DGV       | Tape and reel | SN74CBT3861DGVR          | CU861               |

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

| FUNCTION TABLE |                 |  |  |  |  |  |  |
|----------------|-----------------|--|--|--|--|--|--|
| INPUT<br>OE    | FUNCTION        |  |  |  |  |  |  |
| L              | A port = B port |  |  |  |  |  |  |
| н              | Disconnect      |  |  |  |  |  |  |

### logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

### SN74CBT3861 10-BIT FET BUS SWITCH

SCDS061D - APRIL 1998 - REVISED OCTOBER 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage range, V <sub>CC</sub><br>Input voltage range, V <sub>I</sub> (see Note 1)<br>Continuous channel current |               | –0.5 V to 7 V |
|---|---------------|---------------|
|   |               |               |
| Input clamp current, I <sub>IK</sub> (V <sub>I/O</sub> < 0)   |               | –50 MA        |
| Package thermal impedance, $\theta_{JA}$ (see Note 2)   | : DBQ package | 61°C/W        |
|   | DGV package   | 86°C/W        |
|   | DW package    | 46°C/W        |
|   | PW package    | 88°C/W        |
| Storage temperature range, T <sub>stg</sub>   |               |               |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

|     |                                  | MIN | MAX | UNIT |
|-----|----------------------------------|-----|-----|------|
| VCC | Supply voltage                   | 4   | 5.5 | V    |
| VIH | High-level control input voltage | 2   |     | V    |
| VIL | Low-level control input voltage  |     | 0.8 | V    |
| TA  | Operating free-air temperature   | -40 | 85  | °C   |

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PA                  | RAMETER        |  | TEST CONDITION                 | MIN                             | TYP‡ | MAX | UNIT |    |
|---------------------|----------------|--|--------------------------------|---------------------------------|------|-----|------|----|
| VIK                 |                | V <sub>CC</sub> = 4.5 V,                 | lj = -18 mA                    |                                 |      |     | -1.2 | V  |
| Ц                   |                | V <sub>CC</sub> = 5.5 V,                 | $V_{I} = 5.5 \text{ V or GND}$ |                                 |      |     | ±1   | μΑ |
| ICC                 |                | V <sub>CC</sub> = 5.5 V,                 | I <sub>O</sub> = 0,            | $V_I = V_{CC} \text{ or } GND$  |      |     | 3    | μΑ |
| ∆lCC§               | Control inputs | V <sub>CC</sub> = 5.5 V,                 | One input at 3.4 V,            | Other inputs at $V_{CC}$ or GND |      |     | 2.5  | mA |
| Ci                  | Control inputs | V <sub>I</sub> = 3 V or 0                |                                |                                 |      | 3   |      | pF |
| C <sub>io(OFF</sub> | F)             | V <sub>O</sub> = 3 V or 0,               | $\overline{OE} = VCC$          |                                 |      | 5   |      | pF |
|                     |                | $V_{CC} = 4 V,$<br>TYP at $V_{CC} = 4 V$ | V <sub>1</sub> = 2.4 V,        | I <sub>I</sub> = 15 mA          |      | 14  | 22   |    |
| ron¶                |                |  | $V_{I} = 0$                    | lı = 64 mA                      |      | 5   | 7    | Ω  |
|                     |                | V <sub>CC</sub> = 4.5 V                  | vI=0                           | I <sub>I</sub> = 30 mA          |      | 5   | 7    |    |
|                     |                |  | V <sub>I</sub> = 2.4 V,        | lj = 15 mA                      |      | 10  | 15   |    |

<sup>‡</sup> All typical values are at  $V_{CC}$  = 5 V (unless otherwise noted), T<sub>A</sub> = 25°C.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.


### SN74CBT3861 10-BIT FET BUS SWITCH

SCDS061D - APRIL 1998 - REVISED OCTOBER 2000

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER         | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 4 V | = V <sub>CC</sub><br>± 0. | = 5 V<br>5 V | UNIT |
|-------------------|-----------------|----------------|-----------------------|---------------------------|--------------|------|
|                   |                 | (001101)       | MIN MAX               | MIN                       | MAX          |      |
| t <sub>pd</sub> † | A or B          | B or A         | 0.35                  |                           | 0.25         | ns   |
| t <sub>en</sub>   | OE              | A or B         | 8.1                   | 3.8                       | 7.5          | ns   |
| <sup>t</sup> dis  | OE              | A or B         | 6.3                   | 3.4                       | 6.6          | ns   |

<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  All input pulsage are supplied by geographic basis and the following characteristics: DRR < 10 MHz, Za = 50.0 t < 25 pc.</li>
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns. D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpHZ are the same as  $t_{dis}$ . F. tpzL and tpzH are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms

### PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package   Pins  | Package qty   Carrier | RoHS | Lead finish/  | MSL rating/         | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|-----------------|-----------------------|------|---------------|---------------------|--------------|--------------|
|                       | (1)    | (2)           |                 |                       | (3)  | Ball material | Peak reflow         |              | (6)          |
|                       |        |               |                 |                       |      | (4)           | (5)                 |              |              |
| SN74CBT3861DBQR       | NRND   | Production    | SSOP (DBQ)   24 | 2500   LARGE T&R      | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CBT3861      |
| SN74CBT3861DBQR.A     | NRND   | Production    | SSOP (DBQ)   24 | 2500   LARGE T&R      | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CBT3861      |
| SN74CBT3861DW         | NRND   | Production    | SOIC (DW)   24  | 25   TUBE             | Yes  | NIPDAU        | Level-1-260C-UNLIM  | -40 to 85    | CBT3861      |
| SN74CBT3861DW.A       | NRND   | Production    | SOIC (DW)   24  | 25   TUBE             | Yes  | NIPDAU        | Level-1-260C-UNLIM  | -40 to 85    | CBT3861      |
| SN74CBT3861DWR        | NRND   | Production    | SOIC (DW)   24  | 2000   LARGE T&R      | Yes  | NIPDAU        | Level-1-260C-UNLIM  | -40 to 85    | CBT3861      |
| SN74CBT3861DWR.A      | NRND   | Production    | SOIC (DW)   24  | 2000   LARGE T&R      | Yes  | NIPDAU        | Level-1-260C-UNLIM  | -40 to 85    | CBT3861      |
| SN74CBT3861PWR        | Active | Production    | TSSOP (PW)   24 | 2000   LARGE T&R      | Yes  | NIPDAU        | Level-1-260C-UNLIM  | -40 to 85    | CU861        |
| SN74CBT3861PWR.A      | Active | Production    | TSSOP (PW)   24 | 2000   LARGE T&R      | Yes  | NIPDAU        | Level-1-260C-UNLIM  | -40 to 85    | CU861        |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


### PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


23-May-2025

#### TAPE AND REEL INFORMATION






#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN74CBT3861DBQR             | SSOP            | DBQ                | 24 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| SN74CBT3861DWR              | SOIC            | DW                 | 24 | 2000 | 330.0                    | 24.4                     | 10.75      | 15.7       | 2.7        | 12.0       | 24.0      | Q1               |

### PACKAGE MATERIALS INFORMATION

23-May-2025




\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74CBT3861DBQR | SSOP         | DBQ             | 24   | 2500 | 356.0       | 356.0      | 35.0        |
| SN74CBT3861DWR  | SOIC         | DW              | 24   | 2000 | 350.0       | 350.0      | 43.0        |

### PACKAGE MATERIALS INFORMATION

23-May-2025

#### TUBE




- B - Alignment groove width

\*All dimensions are nominal

| Device          | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74CBT3861DW   | DW           | SOIC         | 24   | 25  | 506.98 | 12.7   | 4826   | 6.6    |
| SN74CBT3861DW.A | DW           | SOIC         | 24   | 25  | 506.98 | 12.7   | 4826   | 6.6    |

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A


A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.


### **PW0024A**



### **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

### PW0024A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

### PW0024A

### **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.

<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.