TS3USB3031 2-Channel, 1:3, USB 2.0 High-Speed (480Mbps) and Mobile High-Definition Link (MHL) or Mobility Display Port (MyDP) Switch

1 Features

- V_{CC} range: 2.5V to 4.3V
- Mobile high-definition link (MHL) or mobility display port (MyDP) switch:
 - Bandwidth (-3dB): 6.5GHz
 - R_{ON} (typical): 5.5Ω
 - C_{ON} (typical): 1.3pF
- USB switches (2 sets):
 - Bandwidth (-3dB): 6.5GHz
 - R_{ON} (typical): 4.5 Ω
 - C_{ON} (typical): 1pF
- Current consumption: 28µA (typical)
- Special features:
 - I_{OFF} protection prevents current leakage in powered-down state (V_{CC} = 0V)
 - 1.8V compatible control inputs (SEL)
 - Overvoltage tolerance (OVT) on all I/O pins up to 5.5V without external components
- ESD performance:
 - 2kV human-body model (A114B, class II)
 - 1kV charged-device model (C101)
- Package:
 - 12-pin VQFN package (1.8mm × 1.8mm, 0.4mm pitch)

2 Applications

- Smart phones
- Tablets
- Mobile phones
- Portable instrumentation
- Digital cameras USB 2.0 MHL

3 Description

The TS3USB3031 device is a 2-channel, 1:3 multiplexer that includes a high-speed Mobile High-Definition Link (MHL), Mobility Display Port (MyDP) switch, and USB 2.0 High-Speed (480Mbps) switches in the same package. These configurations allow the system designer to save board space and eliminate multiple connectors buy using a common USB or Mico-USB connector for MHL/MyDP signals and two sets of USB data. The MHL/MyDP path supports the latest MHL Rev. 3.0 specification.

The TS3USB3031 has a V_{CC} range of 2.5V to 4.3V and supports overvoltage tolerance (OVT) feature, which allows the I/O pins to withstand overvoltage conditions (up to 5.5V). The power-off protection feature forces all I/O pins to be in high impedance mode when power is not present, allowing full isolation of the signals lines under such condition without excessive leakage current. The select pins of TS3USB3031 are compatible with 1.8V control voltage, allowing them to be directly interfaced with the General Purpose I/O (GPIO) from a mobile processor with out needing additional voltage level shifting circuitry.

The TS3USB3031 is available in a small 1.8mm × 1.8mm 12-pin VQFN package designed for mobile applications.

Fackage information							
PART NUMBER	PACKAGE ⁽¹⁾	PACAKGE SIZE ⁽²⁾					
TS3USB3031	RMG (VQFN, 12)	1.8mm × 1.8mm					

 For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Switch Diagram

Package Information

Table of Contents

1	Features	1
2	Applications	1
	Description	
4	Pin Configuration and Functions	3
5	Specifications	4
	5.1 Absolute Maximum Ratings	4
	5.2 ESD Ratings	
	5.3 Recommended Operating Conditions	
	5.4 Thermal Information	4
	5.5 Electrical Characteristics	5
	5.6 Dynamic Characteristics	5
	5.7 Typical Characteristics	6
6	Detailed Description10	
	6.1 Overview	
	6.2 Functional Block Diagram1	
	6.3 Feature Description10	
	·	

6.4 Device Functional Modes	10
7 Application and Implementation	. 11
7.1 Application Information	11
7.2 Typical Application	. 11
7.3 Power Supply Recommendations	15
7.4 Layout	. 15
8 Device and Documentation Support	17
8.1 Documentation Support.	. 17
8.2 Receiving Notification of Documentation Updates	
8.3 Support Resources	. 17
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	17
8.6 Glossary	17
9 Revision History	. 17
10 Mechanical, Packaging, and Orderable	
Information	. 18

4 Pin Configuration and Functions



Figure 4-1. RMG Package, 12-Pin VQFN (Top View)



View)

	PIN	TYPE ⁽¹⁾	DESCRIPTION		
NAME	NO.		DESCRIPTION		
SEL0	1	I	Digital control Input		
SEL1	2	I	Digital control Input		
USB1+	3	I/O	Differential signal path 1		
USB1-	4	I/O	Differential signal path 1		
USB2+	5	I/O	Differential signal path 2		
USB2–	6	I/O	Differential signal path 2		
MHL+	7	I/O	Differential signal path 3		
MHL-	8	I/O	Differential signal path 3		
GND	9	G	Ground		
D-	10	I/O	Common Differential signal path		
D+	11	I/O	Common Differential signal path		
VCC	12	Р	Power Supply		

Table 4-1, Pin Functions

(1) G = Ground, I = Input, O = Output, P = Power

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽³⁾	-0.3	5.5	V
V _{I/O}	Input/Output DC voltage ⁽³⁾	-0.3	5.5	V
Ι _K	Input/Output port diode current (VI/O < 0)	-50		mA
VI	Digital input voltage (SEL0, SEL1)	-0.3	5.5	
I _{IK}	Digital logic input clamp current (VI < 0) ⁽³⁾	-50		mA
I _{I/O}	Continuous switch DC output current (USB and MHL)		60	mA
T _{stg}	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

5.2 ESD Ratings

		VALUE	UNIT
V	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _{(ESI}	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.5	4.3	V
V _{I/O (USB)} , V _{I/O (MHL)}	Analog voltage	0	3.6	V
VI	Digital input voltage (SEL0, SEL1)	0	V _{CC}	V
T _{RAMP (VCC)}	Power supply ramp time requirement (VCC)	100	1000	μs/V
I _{I/O, PEAK}	Peak switch DC output current (1-ms duration pulse at <10% duty cycle)		150	mA
T _A	Operating free-air temperature	-40	85	°C

5.4 Thermal Information

		TS3USB3031	
	THERMAL METRIC ⁽¹⁾	RMG (VQFN)	UNIT
		12 PINS	
R _{eja}	Junction-to-ambient thermal resistance	160.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	95.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	91.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	7.4	°C/W
Ψјв	Junction-to-board characterization parameter	91.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MHL SWITC	ж					
R _{ON}	ON-state resistance	V_{CC} = 2.5 V, $V_{I/O}$ = 1.5V, I_{ON} = -8 mA (see Figure 6-1)		5.5	7	Ω
ΔR _{ON}	ON-state resistance match between + and – paths	V _{CC} = 2.5 V, V _{I/O} = 1.5 V, I _{ON} = -8 mA		0.1		Ω
R _{ON (FLAT)}	ON-state resistance flatness	V_{CC} = 2.5 V, $V_{I/O}$ = 1.5 V to 3.3 V, I_{ON} = -8 mA		1		Ω
I _{OZ}	OFF leakage current	V_{CC} = 4.3 V, Switch OFF, $V_{MHL+/MHL-}$ = 1.5 V to 3.3 V, $V_{D+/D-}$ = 0 V (see Figure 6-2)	-2		2	μA
I _{OFF}	Power-off leakage current	V_{CC} = 0 V, Power off, $V_{MHL+/MHL-}$ = 1.5 V to 3.3 V, $V_{D+/D-}$ = NC	-10		10	μA
I _{ON}	ON leakage current	V_{CC} = 4.3 V, Switch ON, $V_{MHL+/MHL-}$ = 1.5 V to 3.3 V, $V_{D+/D-}$ = NC	-2		2	μA
USB SWITC	CH (USB1 and USB2)					
R _{ON}	ON-state resistance	V_{CC} = 2.5 V, $V_{I/O}$ = 0.4 V, I_{ON} = -8 mA (see Figure 6-1)		4.5	6	Ω
ΔR _{ON}	ON-state resistance match between + and – paths	V_{CC} = 2.5 V, $V_{I/O}$ = 0.4 V, I_{ON} = -8 mA		0.1		Ω
R _{ON (FLAT)}	ON-state resistance flatness	V_{CC} = 2.5 V, $V_{I/O}$ = 0 V to 0.4 V, I_{ON} = -8 mA		1		Ω
I _{OZ}	OFF leakage current	V_{CC} = 4.3 V, Switch OFF, $V_{USB+/USB-}$ = 0 V to 0.4 V, V _{D+/D-} = 0 V (see Figure 6-2)	-2		2	μA
I _{OFF}	Power-off leakage current	$V_{CC} = 0 V$, Switch ON or OFF, $V_{USB+/USB-} = 0 V$ to 0.4 V, $V_{D+/D-} = NC$	-10		10	μA
I _{ON}	ON leakage current	V_{CC} = 4.3 V, Switch ON, $V_{USB+/USB-}$ = 0 V to 0.4 V, $V_{D+/D-}$ = NC	-2		2	μA
DIGITAL CO	ONTROL INPUTS (SEL)					
V _{IH}	Input logic high	V _{CC} = 2.5 V to 4.3 V	1.3			V
V _{IL}	Input logic low	V _{CC} = 2.5 V to 4.3 V			0.6	V
I _{IN}	Input leakage current	V_{CC} = 4.3 V, $V_{I/O}$ = 0 V to 3.6 V, V_{IN} = 0 V to 4.3 V	-10		10	μA

5.6 Dynamic Characteristics

 $T_A = -40^{\circ}$ C to 85°C, Typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MA	
t _{pd}	Propagation delay	R_L = 50 Ω, CL = 5 pF, V _{CC} = 2.5 V to 4.3 V, V _{I/O(USB}) = 0.4 V, V _{I/O(MHL)} = 3.3 V	50	ps
t _{switch}	Switching time between USB/MHL channels in active modes	R_L = 50 Ω, CL = 5 pF, V _{CC} = 2.5 V to 4.3 V, V _{I/O(USB)} = 0.4 V, V _{I/O(MHL)} = 3.3 V	4	00 ns
t _{ON}	Switch turnon time (from disabled to active mode)	R_L = 50 Ω, CL = 5 pF, V _{CC} = 2.5 V to 4.3 V, V _{I/O(USB)} = 0.4 V, V _{I/O(MHL)} = 3.3 V	1	00 µs
t _{OFF}	Switch turnoff time (from active to disabled mode)	R_L = 50 Ω, CL = 5 pF, V _{CC} = 2.5 V to 4.3 V, V _{I/O(USB)} = 0.4 V, V _{I/O(MHL)} = 3.3 V	1	00 ^{µs}
C _{ON(MHL)}	MHL path, ON capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 0 V or 3.3 V, f = 240 MHz, Switch ON	1.3	pF
C _{ON(USB)}	USB1 and USB2 paths, ON capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 0 V or 3.3 V, f = 240 MHz, Switch ON	1	pF
C _{OFF(MHL)}	MHL path, OFF capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 0 V or 3.3 V, f = 240 MHz, Switch OFF	1	pF
C _{OFF(USB)}	USB1 and USB2 paths, OFF capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 0 V or 3.3 V, f = 240 MHz, Switch OFF	0.8	pF
CI	Digital input capacitance	V _{CC} = 3.3 V, V _I = 0 V or 2 V	2.2	pF
O _{ISO (MHL)}	MHL path, OFF isolation	V_{S} = -10 dBm, V_{DC_BIAS} = 2.4 V, RT = 50 Ω , f = 240 MHz (see Figure 6-3), Switch OFF	-38	dB
O _{ISO (USB)}	USB path, OFF isolation	V_{S} = -10 dBm, V_{DC_BIAS} = 0.2 V RT = 50 Ω , f = 240 MHz (see Figure 6-3), Switch OFF	-38	dB

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
X _{TALK (MHL)}	MHL channel crosstalk	V_{S} = -10 dBm, V_{DC_BIAS} = 2.4 V, RT = 50 Ω , f = 240 MHz (see Figure 6-4), Switch ON		-41		dB
X _{TALK (USB)}	USB channel crosstalk	V_{S} = -10 dBm, V_{DC_BIAS} = 0.2 V, RT = 50 Ω , f = 240 MHz (see Figure 6-4), Switch ON		-38		dB
BW _(MHL)	MHL path, –3-dB bandwidth	V_{CC} = 2.5 V to 4.3 V, R _L = 50 Ω (see Figure 6-5), Switch ON		6.5		GHz
BW _(USB)	USB path, –3-dB bandwidth	V_{CC} = 2.5 V to 4.3 V, R _L = 50 Ω (See Figure 6-5), Switch ON		6.5		GHz
SUPPLY						
V _{CC}	Power supply voltage		2.5		4.3	V
I _{CC}	Positive supply current	V_{CC} = 4.3 V, V_{IN} = V_{CC} or GND, $V_{I/O}$ = 0 V, Switch ON or OFF		28	40	μA

$T_A = -40^{\circ}$ C to 85°C, Typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}$ C (unless otherwise noted)

5.7 Typical Characteristics



TS3USB3031 SCDS348D – SEPTEMBER 2013 – REVISED AUGUST 2024



Parameter Measurement Information



Channel ON $R_{ON} = (V_{ON} - V_{I/O1}) / I_{ON} \text{ or } (V_{ON} - V_{I/O2}) / I_{ON}$ VSEL = H or L

Copyright © 2016, Texas Instruments Incorporated





Copyright © 2016, Texas Instruments Incorporated





Copyright © 2016, Texas Instruments Incorporated

Figure 6-3. Differential Off-Isolation (OISO)



Copyright © 2016, Texas Instruments Incorporated

Figure 6-4. Crosstalk (Xtalk)



Copyright © 2016, Texas Instruments Incorporated

Figure 6-5. Differential Bandwidth (BW)

6 Detailed Description

6.1 Overview

The TS3USB3031 device is a 2-channel, 1:3 multiplexer that includes a high-speed Mobile High-Definition Link (MHL) or Mobility Display Port (MyDP) switch and USB 2.0 High-Speed (480 Mbps) switches in the same package. This device is used in many high-speed differential 1:3 mux applications.

6.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

6.3 Feature Description

6.3.1 I_{OFF} Protection

 I_{OFF} protection prevents current leakage through the device when $V_{cc} = 0$ V This allows signals to be present on the D± and USB/MHL± pins before the device is powered up without damaging the device or system.

6.3.2 1.8-V Compatible Logic

The TS3USB3031 device supports 1.8-V logic irrespective to the supply voltage applied to the IC.

6.3.3 Overvoltage Tolerant (OVT)

The D± and USB/MHL± pins of the device can support signals up to 5.5 V without damaging the device. This protects the TS3USB3031 in case the VBUS pin of the USB connector is shorted to the signal path without additional components added.

6.4 Device Functional Modes

Table 6-1 lists the functional modes of the TS3USB3031.

SEL1 SEL0 SWITCH STATUS									
Low	Low	D+/D- connected to USB1+/USB1-							
Low	High	D+/D- connected to USB2+/USB2-							
High	Low	D+/D- connected to MHL+/MHL-							
High	High	USB and MHL switches in High-Z							

Table 6-1. Function Table

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TS3USB3031 is a passive, bidirectional, 2-channel 1:3 switch that can be used in many high speed 1:3 switching applications. This device was designed originally for USB 2.0 and Mobile High-Definition Link applications but can be used for general signal switching applications such as I²C, UART, LVDS, and so forth.

7.2 Typical Application

Figure 7-1 represents a typical application of the TS3USB3031 MHL switch. The TS3USB3031 is used to switch signals between the two sets of USB paths, which go to either the baseband or application processor, and the MHL path, which goes to the HDMI to MHL bridge. The TS3USB3031 has internal 6-M Ω pulldown resistors on SEL0 and SEL1. The pulldown on SEL0 and SEL1 ensure the USB1 channel is selected by default. The TS5A3157 is a separate SPDT switch that is used to switch between the MHL CBUS and the USB ID line that is required for USB OTG (USB On-The-Go) application.



Figure 7-1. Typical TS3USB3031 Application

7.2.1 Design Requirements

Design requirements of the MHL and USB 1.0,1.1, and 2.0 standards must be followed.

The TS3USB3031 has internal 6-M Ω pulldown resistors on SEL0 and SEL1 so no external resistors are required on the logic pins. The pulldown on SEL0 and SEL1 ensure the USB1 channel is selected by default.

The TS5A3157 is a separate SPDT switch that is used to switch between the CBUS of the MHL and the USB ID line that is required for USB OTG (USB On-The-Go) application.

7.2.2 Detailed Design Procedure

The TS3USB3031 can be properly operated without any external components. However, TI recommends that unused signal I/O pins must be connected to ground through a $50-\Omega$ resistor to prevent signal reflections back into the device.

7.2.3 Application Curves

7.2.3.1 MHL Eye Pattern



TS3USB3031 SCDS348D – SEPTEMBER 2013 – REVISED AUGUST 2024



TS3USB3031 SCDS348D – SEPTEMBER 2013 – REVISED AUGUST 2024



7.2.3.2 USB EYE Pattern



7.3 Power Supply Recommendations

Power to the device is supplied through the V_{CC} pin. TI recommends placing a bypass capacitor as close as possible to the supply pin V_{CC} to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

This device does not require any power sequencing with respect to other devices in the system due to the power off isolation feature. The power off isolation feature allows signals to be present on the signal path pins before the device is powered up without damaging the device.

7.4 Layout

7.4.1 Layout Guidelines

Place supply bypass capacitors as close to the V_{CC} pin as possible and avoid placing the bypass caps near the D+ and D– traces.

The high-speed D+ and D– traces must always be of equal length and must be no more than four inches; otherwise, the eye diagram performance may degrade. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In the layout, the impedance of D+ and D– traces must match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around the via to minimize the capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because the stubs cause signal reflections. If a stub is unavoidable, then the stub must be less than 200 mm.

Route all high-speed USB signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended: two signal layers separated by a ground layer and a power layer. The majority of signal traces must run on a single layer, preferably top layer. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see *High Speed Layout Guidelines* and *USB 2.0 Board Design and Layout Guidelines*.

7.4.2 Layout Example



Figure 7-16. Layout Recommendation

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, High Speed Layout Guidelines
- Texas Instruments, USB 2.0 Board Design and Layout Guidelines

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision C (March 2017) to Revision D (August 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed pitch dimension from 0.5mm to 0.4mm	1
•	Changed the 480-Mbps USB 2.0 Eye Pattern for USB Switch graph.	14
•	Changed SEL2 pin name to SEL0 in the Layout Example image to keep consistency across the data sh	eet 16

С	hanges from Revision B (December 2016) to Revision C (March 2017)	Page
•	Changed Feature From: 1.8-V Compatible Control Inputs (SEL, OE) To: 1.8-V Compatible Control Input (SEL)	
•	Changed second pin D+ To: D- in the <i>Switch Diagram</i> Changed DIGITAL CONTROL INPUTS (SEL, OE) To: DIGITAL CONTROL INPUTS (SEL) in the <i>Electri</i>	1
•	Characteristics table Changed second pin D+ To: D- in the <i>Functional Block Diagram</i>	

•	Deleted sentence: "The internal pulldown resistor on OE enables the switch when power is applied to VCC"
	from the Design Requirements section

C	hanges from Revision A (September 2013) to Revision B (December 2016)	Page
•	Added Applications list, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Devi	ice
	and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Deleted Ordering Information table; see Package Option Addendum at the end of the data sheet	1
•	Moved Peak switch DC output current parameter From: Absolute Maximum Ratings To: Recommended	1
	Operating Conditions	4

CI	Changes from Revision * (June 2013) to Revision A (September 2013)			
•	Added TYPICAL CHARACTERISTICS section	6		

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TS3USB3031RMGR	Active	Production	WQFN (RMG) 12	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DY
TS3USB3031RMGR.A	Active	Production	WQFN (RMG) 12	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DY
TS3USB3031RMGRG4	Active	Production	WQFN (RMG) 12	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DY
TS3USB3031RMGRG4.A	Active	Production	WQFN (RMG) 12	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DY

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

18-Jun-2025

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB3031RMGR	WQFN	RMG	12	3000	180.0	8.4	2.05	2.05	1.0	4.0	8.0	Q2
TS3USB3031RMGRG4	WQFN	RMG	12	3000	180.0	8.4	2.05	2.05	1.0	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB3031RMGR	WQFN	RMG	12	3000	182.0	182.0	20.0
TS3USB3031RMGRG4	WQFN	RMG	12	3000	182.0	182.0	20.0

RMG0012A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

RMG0012A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RMG0012A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.