P3A9606JK

Dual bidirectional I3C/I^{2}C-bus and SPI voltage-level translator

Product data sheet

1 General description

The P3A9606JK is a 2-bit, dual supply translating transceiver with auto direction sensing, that enables bidirectional voltage level translation for traditional I^{2}C-bus/SMBus applications, 12.5 MHz I3C-bus applications and also higher speed SPI applications (with two devices). It features two 1-bit input-output ports (An and Bn), one output enable input (OE) and two supply pins (V_{CCA} and V_{CCB}). V_{CCA} can be supplied at any voltage between 0.72 V and 1.98 V and V_{CCB} can be supplied at any voltage between 0.72 V and 1.98 V, making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V and 1.8 V). V_{CCA} must be ≤ V_{CCB} to ensure proper operation.

P3A9606JK can be used for both open drain as well as push-pull application which allows for level translation applications using I3C, I^{2}C and SPI protocols.

Pins An are referenced to V_{CCA} and pins Bn are referenced to V_{CCB}. The active HIGH OE pin is referenced to V_{CCA} and controllable by a signal in either V_{CCA} or V_{CCB} domain. A LOW level at pin OE causes the outputs to be in a high-impedance OFF-state. This device is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2 Features and benefits

- Wide supply voltage range:
  – V_{CCA}: 0.72 V to 1.98 V and V_{CCB}: 0.72 V to 1.98 V; V_{CCA} ≤ V_{CCB}
- I_{OFF} circuitry provides partial Power-down mode operation
- Inputs accept voltages up to 1.98 V and are overvoltage tolerant to 1.98 V
- Provided voltage level translation for I3C, I^{2}C-bus, SMBus and SPI devices
- ESD protection:
  – HBM JESD22-A114E Class 2 exceeds 2000 V
  – CDM JESD22-C101E exceeds 1000 V
- Latch-up performance exceeds 100 mA per JESD 78B Class II
- Available in X2SON8 package
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

3 Ordering information

Table 1. Ordering information

| Type number	Topside marking	Package		
		Name	**Description**	**Version**
P3A9606JK	Tx [1]	X2SON8	super thin small outline package, no leads; 8 terminals; 0.35 mm pitch; 1.35 mm x 1.0 mm x 0.32 mm body	SOT2015-1

[1] "x" changes based on date code.

3.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
P3A9606JK	P3A9606JKZ	X2SON8	Reel 13" Q1/T1 *standard mark SMD with SSB [1]	20000	T_{amb} = -40 °C to +125 °C

[1] This packing method uses a Static Shielding Bag (SSB) solution. Material should be kept in the sealed bag between uses.

4 Block diagram

aaa-041094

Figure 1. Block diagram

5 Pinning information

5.1 Pinning

Figure 2. Pin configuration SOT2015-1

5.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
B2, B1	1, 8	B port - data input or output (referenced to V_{CCB})
GND	2	ground (0 V)
V_{CCA}	3	supply voltage A
A2, A1	4, 5	A port - data input or output (referenced to V_{CCA})
OE	6	output enable input (active HIGH, referenced to V_{CCA}); signal can be from V_{CCA} or V_{CCB} domain
V_{CCB}	7	supply voltage B

6 Functional description

Table 4. Function table [1]

Supply voltage		Input	Input/output
V_{CCA}	V_{CCB}	OE [2]	
0.72 V to 1.98 V	0.72 V to 1.98 V	L	disconnected
0.72 V to 1.98 V	0.72 V to 1.98 V	H	A1 = B1; A2 = B2
GND [3]	GND [3]	X	disconnected

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care
[2] V_{IL} and V_{IH} are referenced to V_{CCA}. The OE can be controlled by an external device that is powered by either V_{CCA} or V_{CCB}. As V_{CCB} is required to be greater than V_{CCA}, the OE pin has been designed to withstand a voltage equal to V_{CCB} (up to 1.98 V per recommended functional voltage range).
[3] When either V_{CCA} or V_{CCB} is at GND level, the device goes into Power-down mode.

7 Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CCA}	supply voltage A	$V_{CCA} \leq V_{CCB}$		-0.5	2.5	V
V_{CCB}	supply voltage B	$V_{CCA} \leq V_{CCB}$		-0.5	2.5	V
V_I	input voltage	A port, B port and OE	[1]	-0.5	2.5	V
V_O	output voltage	Active mode	[1][2][3]	-0.5	V_{CCO} + 0.25	V
		Power-down or 3-state mode	[1]	-0.5	2.5	V
I_{IK}	input clamping current	$V_I < 0$ V		-50	-	mA
I_{OK}	output clamping current	$V_O < 0$ V		-50	-	mA
I_O	output current	$V_O = 0$ V to V_{CCO}	[2]	-	±50	mA
I_{CC}	supply current	$I_{CC(A)}$ or $I_{CC(B)}$		-	100	mA
I_{GND}	ground current			-100	-	mA
T_{stg}	storage temperature			-65	+150	°C
P_{tot}	total power dissipation	T_{amb} = -40 °C to +125 °C		-	125	mW

[1] The minimum input and minimum output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] V_{CCO} is the supply voltage associated with the output.
[3] V_{CCO} + 0.25 V should not exceed 2.5 V.

8 Recommended operating conditions

Table 6. Recommended operating conditions[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CCA}	supply voltage A	$V_{CCA} \leq V_{CCB}$	0.72	1.98	V
V_{CCB}	supply voltage B	$V_{CCA} \leq V_{CCB}$	0.72	1.98	V
V_I	input voltage	A port, B port and OE	0	1.98	V
V_O	output voltage	Power-down or 3-state mode; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V			
		A port	0	1.98	V
		B port	0	1.98	V
T_{amb}	ambient temperature		-40	+125	°C
T_J	junction temperature[2]		-40	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V	-	<5.3	ns/V

[1] The A and B sides of an unused I/O pair must be held in the same state, both at V_{CCI} or both at GND.
[2] The T_J limits shall be supported by proper thermal PCB design taking the power consumption and the thermal resistance as listed in Table 7 into account.

P3A9606JK
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.

Product data sheet
Rev. 1.0 — 10 May 2021
4 / 30

9 Thermal characteristics

Table 7. Thermal characteristics

Symbol	Parameter	Conditions	Value (typ)	Unit
$R_{th(j-a)}$	Thermal resistance from junction to ambient	X2SON8 package	114.9	°C/W
$\Psi_{(j-t)}$	Junction to top characterization	X2SON8 package	1.6	°C/W

10 Static characteristics

Table 8. Typical static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); T_{amb} = 25 °C.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{OH}	HIGH-level output voltage	A port; V_{CCA} = 1.2 V; I_O = -20 µA		-	1.1	-	V
V_{OL}	LOW-level output voltage	A port; V_{CCA} = 1.2 V; I_O = 20 µA		-	0.09	-	V
I_I	input leakage current	OE input; V_I = 0 V or 1.98 V; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V		-	-	±1	µA
I_{OZ}	OFF-state output current	A or B port; V_O = 0 V to V_{CCO}; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V	[1]	-	-	±1	µA
I_{OFF}	power-off leakage current	A port; V_I or V_O = 0 V to 1.98 V; V_{CCA} = 0 V; V_{CCB} = 0 V to 1.98 V		-	-	±1	µA
		B port; V_I or V_O = 0 V to 1.98 V; V_{CCB} = 0 V; V_{CCA} = 0 V to 1.98 V		-	-	±1	µA
I_{CC}	supply current	V_I = 0 V or V_{CCI}; I_O = 0 A	[2]				
		$I_{CC(A)}$; V_{CCA} = 0.72 V; V_{CCB} = 0.72 V to 1.98 V		-	0.05	-	µA
		$I_{CC(B)}$; V_{CCA} = 0.72 V; V_{CCB} = 0.72 V to 1.98 V		-	3.3	-	µA
		$I_{CC(A)}$ + $I_{CC(B)}$; V_{CCA} = 0.72 V; V_{CCB} = 0.72 V to 1.98 V		-	3.5	-	µA
C_I	input capacitance	OE input; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V		-	1.0	-	pF
$C_{I/O}$	input/output capacitance	A port; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V		-	4.0	-	pF
		B port; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V		-	4.0	-	pF

[1] V_{CCO} is the supply voltage associated with the output.
[2] V_{CCI} is the supply voltage associated with the input.

Table 9. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).[1]

Symbol	Parameter	Conditions		-40 °C to +85 °C		-40 °C to +125 °C		Unit
				Min	Max	Min	Max	
V_{IH}	HIGH-level input voltage	A port or B port						
		V_{CCA} = 0.72 V to 0.9 V; V_{CCB} = 0.72 V to 0.9 V	[1]	V_{CCI} - 0.2	-	V_{CCI} - 0.2	-	V
		V_{CCA} = 0.9 V to 1.98 V; V_{CCB} = 0.9 V to 1.98 V	[1]	V_{CCI} - 0.4	-	V_{CCI} - 0.4	-	V
		OE input						
		V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V		$0.65V_{CCA}$	-	$0.65V_{CCA}$	-	V
V_{IL}	LOW-level input voltage	A or B port						
		V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V		-	$0.3V_{CCA}$	-	$0.3V_{CCA}$	V
		OE input						
		V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V		-	$0.3V_{CCA}$	-	$0.3V_{CCA}$	V
V_{OH}	HIGH-level output voltage	I_O = -20 µA	[2]					
		A port; V_{CCA} = 0.72 V to 1.98 V		V_{CCO} - 0.4	-	V_{CCO} - 0.4	-	V
		B port; V_{CCB} = 0.72 V to 1.98 V		V_{CCO} - 0.4	-	V_{CCO} - 0.4	-	V
V_{OL}	LOW-level output voltage	I_O = 20 µA	[2]					
		A port; V_{CCA} = 0.72 V to 1.98 V		-	0.3	-	0.3	V
		B port; V_{CCB} = 0.72 V to 1.98 V		-	0.3	-	0.3	V
I_I	input leakage current	OE input; V_I = 0 V to 1.98 V; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V		-	±2	-	±5	µA
I_{OZ}	OFF-state output current	A or B port; V_O = 0 V or V_{CCO}; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V	[2]	-	±2	-	±10	µA
I_{OFF}	power-off leakage current	A port; V_I or V_O = 0 V to 1.98 V; V_{CCA} = 0 V; V_{CCB} = 0 V to 1.98 V		-	±2	-	±10	µA
		B port; V_I or V_O = 0 V to 1.98 V; V_{CCB} = 0 V; V_{CCA} = 0 V to 1.98 V		-	±2	-	±10	µA
I_{CC}	supply current	V_I = 0 V or V_{CCI}; I_O = 0 A	[1]					
		$I_{CC(A)}$						
		OE = LOW; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V		-	5	-	15	µA

Table 9. Static characteristics...*continued*

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).[1]

Symbol	Parameter	Conditions	-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Max	Min	Max	
		OE = HIGH; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V	-	6	-	20	µA
		V_{CCA} = 1.98 V; V_{CCB} = 0 V	-	3.5	-	15	µA
		V_{CCA} = 0 V; V_{CCB} = 1.98 V	-	-2	-	-15	µA
	$I_{CC(B)}$						
		OE = LOW; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V	-	8	-	29	µA
		OE = HIGH; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V	-	11	-	36	µA
		V_{CCA} = 1.98 V; V_{CCB} = 0 V	-	-2	-	-15	µA
		V_{CCA} = 0 V; V_{CCB} = 1.98 V	-	6	-	20	µA
	$I_{CC(A)} + I_{CC(B)}$						
		OE = LOW; V_{CCA} = 0.72 V to 1.98 V; V_{CCB} = 0.72 V to 1.98 V	-	16	-	56	µA

[1] V_{CCI} is the supply voltage associated with the input.
[2] V_{CCO} is the supply voltage associated with the output.

Product data sheet   **Rev. 1.0 — 10 May 2021**

11 Dynamic characteristics

Table 10. Dynamic characteristics for temperature range -40 °C to +85 °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 4*; for waveform see* Figure 3*.*

Symbol	Parameter	Conditions	V$_{CCB}$ 1.2 V ± 10 %			V$_{CCB}$ 1.8 V ± 10 %			Unit
			Min	Typ	Max	Min	Typ	Max	
V$_{CCA}$ = 0.8 V ± 10 %									
t$_{pd}$	propagation delay	A to B; C$_L$ = 15 pF	2.1	5.6	7.7	1.7	3.9	5.3	ns
		B to A; C$_L$ = 15 pF	1.2	10.6	19.9	0.5	9.6	17.2	ns
t$_{en}$	enable time	OE to A, B; C$_L$ = 15 pF	16	125	150	16	120	160	ns
t$_{dis}$ [2]	disable time	OE to A; no external load [3]	10		25	10		25	ns
		OE to B; no external load [3]	10		25	10		25	ns
		OE to A; C$_L$ = 15 pF			50			50	ns
		OE to B; C$_L$ = 15 pF			50			50	ns
t$_t$	transition time	A port; C$_L$ = 15 pF	2.1	8.5	17.5	1.5	9	15.4	ns
		B port; C$_L$ = 15 pF	1.1	4	5.8	0.7	1.5	2.1	ns
t$_{sk(o)}$	output skew time	delta between channels [4]	0	0.2	0.4	0	0.2	0.4	ns
t$_W$	pulse width	data inputs	37			37			ns
f$_{data}$	data rate		0.064		26	0.064		26	Mbps

[1] t$_{pd}$ is the same as t$_{PLH}$ and t$_{PHL}$; t$_{en}$ is the same as t$_{PZL}$ and t$_{PZH}$; t$_{dis}$ is the same as t$_{PLZ}$ and t$_{PHZ}$; t$_t$ is the same as t$_{THL}$ and t$_{TLH}$.
[2] Guaranteed by design.
[3] Delay between OE going LOW and when the outputs are actually disabled.
[4] Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.

Table 11. Dynamic characteristics for temperature range -40 °C to +85 °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 4*; for waveform see* Figure 3*.*

Symbol	Parameter	Conditions	V_{CCB} 1.2 V ± 10 %			V_{CCB} 1.8 V ± 10 %			Unit
			Min	Typ	Max	Min	Typ	Max	
V_{CCA} = 1.2 V ± 10 %									
t_{pd}	propagation delay	A to B; C_L = 15 pF	1.5	4.5	6.1	1.0	2.5	3.5	ns
		B to A; C_L = 15 pF	1.1	3.9	5.3	0.6	2.8	3.9	ns
t_{pdc}	propagation delay	A to B; C_L = 80 pF	NA	NA	NA	2.5	4.9	7	ns
		B to A; C_L = 30 pF	NA	NA	NA	0.9	3.4	5	ns
t_{en}	enable time	OE to A, B; C_L = 15 pF	10	50	100	10	50	100	ns
t_{dis} [2]	disable time	OE to A; no external load [3]	10		25	10		25	ns
		OE to B; no external load [3]	10		25	10		25	ns
		OE to A; C_L = 15 pF			50	-		50	ns
		OE to B; C_L = 15 pF			50	-		50	ns
t_t	transition time	A port; C_L = 15 pF	0.8	2.6	3.5	0.6	1.5	2.5	ns
		B port; C_L = 15 pF	1.1	3.6	5.1	0.6	1.3	2.2	ns
t_{tc}	transition time	A port; C_L = 30 pF	NA	NA	NA	1.0	2.2	3.6	ns
		B port; C_L = 80 pF	NA	NA	NA	2.5	4.3	6.3	ns
$t_{sk(o)}$	output skew time	delta between channels [4]	0.0	0.1	0.2	0.0	0.1	0.3	ns
t_W	pulse width	data inputs	15			13.5			ns
f_{data}	data rate		0.064		52	0.064		52	Mbps

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{en} is the same as t_{PZL} and t_{PZH}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_t is the same as t_{THL} and t_{TLH}.
[2]   Guaranteed by design.
[3]   Delay between OE going LOW and when the outputs are actually disabled.
[4]   Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.

P3A9606JK

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 1.0 — 10 May 2021

© NXP B.V. 2021. All rights reserved.

9 / 30

Table 12. Dynamic characteristics for temperature range -40 °C to +85 °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 4*; for waveforms see* Figure 3 *and* Figure 4*.*

Symbol	Parameter	Conditions	V_{CCB} 1.8 V ± 10 %			Unit
			Min	Typ	Max	
V_{CCA} = 1.8 V ± 10 %						
t_{pd}	propagation delay	A to B; C_L = 15 pF	1	2.5	3.4	ns
		B to A; C_L = 15 pF	0.7	2.3	3	ns
t_{en}	enable time	OE to A, B; C_L = 15 pF	8	25	50	ns
t_{dis} [2]	disable time	OE to A; no external load [3]	10		25	ns
		OE to B; no external load [3]	10		25	ns
		OE to A; C_L = 15 pF			50	ns
		OE to B; C_L = 15 pF			50	ns
t_t	transition time	A port; C_L = 15 pF	0.5	1.2	1.7	ns
		B port; C_L = 15 pF	0.7	1.7	2.5	ns
$t_{sk(o)}$	output skew time	delta between channels [4]	0	0.1	0.2	ns
t_W	pulse width	data inputs	13.5			ns
f_{data}	data rate		0.064		52	Mbps

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{en} is the same as t_{PZL} and t_{PZH}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_t is the same as t_{THL} and t_{TLH}.
[2]   Guaranteed by design.
[3]   Delay between OE going LOW and when the outputs are actually disabled.
[4]   Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.

Table 13. Dynamic characteristics for temperature range -40 °C to +125 °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 4*; for waveform see* Figure 3*.*

Symbol	Parameter	Conditions	V_{CCB} 1.2 V ± 10 %			V_{CCB} 1.8 V ± 10 %			Unit
			Min	Typ	Max	Min	Typ	Max	
V_{CCA} = 0.8 V ± 10 %									
t_{pd}	propagation delay	A to B; C_L = 15 pF	2.1	5.6	7.7	1.7	3.9	5.3	ns

P3A9606JK

Product data sheet

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Rev. 1.0 — 10 May 2021

10 / 30

Table 13. Dynamic characteristics for temperature range -40 °C to +125 °C [1]...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 4; for waveform see Figure 3.

Symbol	Parameter	Conditions	V_{CCB} 1.2 V ± 10 %			V_{CCB} 1.8 V ± 10 %			Unit
			Min	Typ	Max	Min	Typ	Max	
		B to A; C_L = 15 pF	1.2	10.6	19.9	0.5	9.6	17.2	ns
t_{en}	enable time	OE to A, B; C_L = 15 pF	16	125	150	16	120	160	ns
t_{dis} [2]	disable time	OE to A; no external load [3]	10		25	10		25	ns
		OE to B; no external load [3]	10		25	10		25	ns
		OE to A; C_L = 15 pF			50			50	ns
		OE to B; C_L = 15 pF			50			50	ns
t_t	transition time	A port; C_L = 15 pF	2.1	8.5	17.5	1.5	9	15.4	ns
		B port; C_L = 15 pF	1.1	4	5.8	0.7	1.5	2.1	ns
$t_{sk(o)}$	output skew time	delta between channels [4]	0	0.2	0.4	0	0.2	0.4	ns
t_W	pulse width	data inputs	37			37			ns
f_{data}	data rate		0.064		26	0.064		26	Mbps

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{en} is the same as t_{PZL} and t_{PZH}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_t is the same as t_{THL} and t_{TLH}.
[2] Guaranteed by design.
[3] Delay between OE going LOW and when the outputs are actually disabled.
[4] Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.

Table 14. Dynamic characteristics for temperature range -40 °C to +125 °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 4; for waveforms see Figure 3 and Figure 4.

Symbol	Parameter	Conditions	V_{CCB} 1.2 V ± 10 %			V_{CCB} 1.8 V ± 10 %			Unit
			Min	Typ	Max	Min	Typ	Max	
V_{CCA} = 1.2 V ± 10 %									
t_{pd}	propagation delay	A to B; C_L = 15 pF	1.5	4.5	6.2	1.0	2.5	3.6	ns
		B to A; C_L = 15 pF	1.1	3.9	5.4	0.6	2.8	4.0	ns
t_{pdc}	propagation delay	A to B; C_L = 80 pF	NA	NA	NA	2.5	4.9	7.4	ns

Table 14. Dynamic characteristics for temperature range -40 °C to +125 °C [1]*...continued*

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 4; for waveforms see Figure 3 and Figure 4.

Symbol	Parameter	Conditions	V_{CCB} 1.2 V ± 10 %			V_{CCB} 1.8 V ± 10 %			Unit
			Min	Typ	Max	Min	Typ	Max	
		B to A; C_L = 30 pF	NA	NA	NA	0.9	3.4	5.3	ns
t_{en}	enable time	OE to A, B; C_L = 15 pF	10	50	100	10	50	100	ns
t_{dis} [2]	disable time	OE to A; no external load [3]	10		25	10		25	ns
		OE to B; no external load [3]	10		25	10		25	ns
		OE to A; C_L = 15 pF			50	-		50	ns
		OE to B; C_L = 15 pF			50	-		50	ns
t_t	transition time	A port; C_L = 15 pF	0.8	2.6	3.5	0.6	1.5	2.6	ns
		B port; C_L = 15 pF	1.1	3.6	5.1	0.6	1.3	2.3	ns
t_{tc}	transition time	A port; C_L = 30 pF	NA	NA	NA	1.0	2.2	3.8	ns
		B port; C_L = 80 pF	NA	NA	NA	2.5	4.3	6.9	ns
$t_{sk(o)}$	output skew time	delta between channels [4]	0	0.1	0.2	0	0.1	0.3	ns
t_W	pulse width	data inputs	15			13.5			ns
f_{data}	data rate		0.064		52	0.064		52	Mbps

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{en} is the same as t_{PZL} and t_{PZH}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_t is the same as t_{THL} and t_{TLH}.
[2]   Guaranteed by design.
[3]   Delay between OE going LOW and when the outputs are actually disabled.
[4]   Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.

Table 15. Dynamic characteristics for temperature range -40 °C to +125 °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 4; for waveforms see Figure 3 and Figure 4.

Symbol	Parameter	Conditions	V_{CCB} 1.8 V ± 10 %			Unit
			Min	Typ	Max	
V_{CCA} = 1.8 V ± 10 %						
t_{pd}	propagation delay	A to B; C_L = 15 pF	1	2.5	3.5	ns

Table 15. Dynamic characteristics for temperature range -40 °C to +125 °C [1] *...continued*

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 4*; for waveforms see* Figure 3 *and* Figure 4*.*

Symbol	Parameter	Conditions	V_{CCB} 1.8 V ± 10 %			Unit
			Min	Typ	Max	
		B to A; C_L = 15 pF	0.7	2.3	3.1	ns
t_{en}	enable time	OE to A, B; C_L = 15 pF	8	25	50	ns
t_{dis} [2]	disable time	OE to A; no external load [3]	10		25	ns
		OE to B; no external load [3]	10		25	ns
		OE to A; C_L = 15 pF			50	ns
		OE to B; C_L = 15 pF			50	ns
t_t	transition time	A port; C_L = 15 pF	0.5	1.2	1.7	ns
		B port; C_L = 15 pF	0.7	1.7	2.6	ns
$t_{sk(o)}$	output skew time	delta between channels [4]	0	0.1	0.2	ns
t_W	pulse width	data inputs	13.5			ns
f_{data}	data rate		0.064		52	Mbps

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{en} is the same as t_{PZL} and t_{PZH}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_t is the same as t_{THL} and t_{TLH}.
[2] Guaranteed by design.
[3] Delay between OE going LOW and when the outputs are actually disabled.
[4] Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.

12 Waveforms

Measurement points are given in Table 16.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 3. Data input (An, Bn) to data output (Bn, An) propagation delay times

Table 16. Measurement points

V_{CCI} is the supply voltage associated with the input and V_{CCO} is the supply voltage associated with the output.

Supply voltage	Input	Output		
V_{CCO}	V_M	V_M	V_X	V_Y
0.8 V ± 10 %	$0.5V_{CCI}$	$0.5V_{CCO}$	V_{OL} + 0.08 V	V_{OH} - 0.08 V
1.2 V ± 10 %	$0.5V_{CCI}$	$0.5V_{CCO}$	V_{OL} + 0.12 V	V_{OH} - 0.12 V
1.8 V ± 10 %	$0.5V_{CCI}$	$0.5V_{CCO}$	V_{OL} + 0.18 V	V_{OH} - 0.18 V

Test data is given in Table 17.

All input pulses are supplied by generators having the following characteristics: PRR ≤ 26 MHz; Z_O = 50 Ω; dV/dt ≥ 1.0 V/ns.

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

V_{EXT} = External voltage for measuring switching times.

Figure 4. Test circuit for measuring switching times

Table 17. Test data

Supply voltage		Input		Load		V_{EXT}		
V_{CCA}	V_{CCB}	V_I [1]	Δt/ΔV	C_L	R_L [2]	t_{PLH}, t_{PHL}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ} [3]
0.72 V to 1.98 V	0.72 V to 1.98 V	V_{CCI}	≤ 1.0 ns/V	15 pF	50 kΩ, 1 MΩ	open	open	$2V_{CCO}$

[1] V_{CCI} is the supply voltage associated with the input.
[2] For measuring data rate, pulse width, propagation delay and output rise and fall measurements, R_L = 1 MΩ; for measuring enable and disable times, R_L = 50 kΩ.
[3] V_{CCO} is the supply voltage associated with the output.

13 Application information

13.1 Applications

Voltage level-translation applications. The P3A9606JK can be used to interface between devices or systems operating at different supply voltages. See Figure 5, Figure 6, Figure 7 and Figure 8 for a typical operating circuit using the P3A9606JK.


Figure 5. I3C application block diagram

Figure 6. I²C application block diagram

P3A9606JK

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Product data sheet

Rev. 1.0 — 10 May 2021

16 / 30

Figure 7. SPI application block diagram

P3A9606JK

Product data sheet

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Rev. 1.0 — 10 May 2021

17 / 30

Figure 8. Complex SPI block diagram

13.2 Architecture

The architecture uses edge-rate accelerator circuitry (for both the high-to-low and low-to-high), N-Channel Pass gate transistor and a pull-up resistor (to provide DC-bias and drive capabilities) to meet these requirements. The design is directionless and does not need direction control signal. The implementation supports both low speed Open-drain operation as well as high speed push-pull operation. The N-Channel Pass device will be on only during Low input cycle and will be off during High input cycle.

13.3 Input driver requirements

The continuous DC- current sinking or sourcing capability is determined by the external system-level; open-drain or push-pull drivers that are interfaced to the P3A9606JK IO pins.

The high bandwidth of these IO circuits used to facilitate this fast change from an input to an output and an output to an input, they have a modest sourcing capability of hundreds of micro-amperes, as determined by the pull-up resistor.

The fall time of a signal depends on the edge-rate and output impedance of the external driving the P3A9606JK data IOs, as well as the capacitive loading at the data lines.

13.4 Power-up and power-down

During operation, ensure that $V_{CCA} \leq V_{CCB}$ at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first. There is no special power-up sequencing required. The

P3A9606JK

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Product data sheet   **Rev. 1.0 — 10 May 2021**

18 / 30

P3A9606JK includes circuitry that disables all output ports and puts the device into a power-down mode when either V_{CCA} or V_{CCB} is switched off.

13.5 Enable and disable

An output enable input (OE) is used to disable the device. Setting OE = LOW causes all I/Os to assume the high-impedance OFF-state. The disable time (t_{dis} with no external load) indicates the delay between when OE goes LOW and when outputs actually become disabled. The enable time (t_{en}) indicates the amount of time the user must allow for one one-shot circuitry to become operational after OE is taken HIGH. To ensure the high-impedance OFF-state during power-up or power-down, pin OE should be tied to GND, OE pin should not be left floating in any condition.

OE V_{IL} and V_{IH} are referenced to V_{CCA}. The OE can be controlled by an external device that is powered by either V_{CCA} or V_{CCB}. As V_{CCB} is required to be greater than V_{CCA}, the OE pin has been designed to withstand a voltage equal to V_{CCB} (up to 1.98 V per recommended functional voltage range).

13.6 Layout guidelines

To ensure reliability of the device, the following common printed-circuit board layout guidelines are recommended:

- Bypass capacitors should be used on power supplies and should be placed as close as possible to V_{CCA}, V_{CCB}, and GND pins.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 8 ns, ensuring that any reflection encounters low impedance at the source driver.


Figure 9. P3A9606JK layout example

All information provided in this document is subject to legal disclaimers.

14 Package outline

Figure 10. Package outline SOT2015-1

P3A9606JK

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Product data sheet

Rev. 1.0 — 10 May 2021

**20 / 30**

DETAIL E
VIEW ROTATED 90°CW

© NXP B.V. ALL RIGHTS RESERVED

DATE: 11 JUN 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: MO−287	DRAWING NUMBER: 98ASA01419D	REVISION: A	

Figure 11. Package outline SOT2015-1

P3A9606JK

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Product data sheet

Rev. 1.0 — 10 May 2021

21 / 30

15 Soldering

PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION.
DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING
PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED   DATE: 11 JUN 2019

| MECHANICAL OUTLINE
PRINT VERSION NOT TO SCALE | STANDARD:
MO−287 | DRAWING NUMBER:
98ASA01419D | REVISION:
A | |

Figure 12. Soldering footprint for SOT2015-1

PCB DESIGN GUIDELINES — I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 11 JUN 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: MO−287	DRAWING NUMBER: 98ASA01419D	REVISION: A	

Figure 13. Soldering footprint for SOT2015-1

P3A9606JK

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Product data sheet

Rev. 1.0 — 10 May 2021

23 / 30

0.4

(0.65)

(7X 0.6)

(8X 0.17)

0.175

3X 0.35

PACKAGE
OUTLINE

3X 0.425

4X 0.425

RECOMMENDED STENCIL THICKNESS 0.1

PCB DESIGN GUIDELINES — SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION.
DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING
PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 11 JUN 2019

| MECHANICAL OUTLINE
PRINT VERSION NOT TO SCALE | STANDARD:
MO−287 | DRAWING NUMBER:
98ASA01419D | REVISION:
A | |

Figure 14. Soldering footprint for SOT2015-1

P3A9606JK

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Product data sheet

Rev. 1.0 — 10 May 2021

24 / 30

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M−1994.

⚠3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

⚠4. COPLANARITY APPLIES TO LEADS.

5. MIN METAL GAP SHOULD BE 0.15 MM.

© NXP B.V. ALL RIGHTS RESERVED   DATE: 11 JUN 2019

| MECHANICAL OUTLINE
PRINT VERSION NOT TO SCALE | STANDARD:
MO−287 | DRAWING NUMBER:
98ASA01419D | REVISION:
A | |

Figure 15. Soldering footprint for SOT2015-1

P3A9606JK

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 1.0 — 10 May 2021

© NXP B.V. 2021. All rights reserved.

25 / 30

16 Abbreviations

Table 18. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
NMOS	N-type Metal Oxide Semiconductor
PMOS	P-type Metal Oxide Semiconductor
PRR	Pulse Repetition Rate

17 Revision history

Table 19. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
P3A9606JK v.1.0	20210510	Product data sheet	-	-

18 Legal information

18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1]   Please consult the most recently issued document before initiating or completing a design.
[2]   The term 'short data sheet' is explained in section "Definitions".
[3]   The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

P3A9606JK

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Product data sheet   **Rev. 1.0 — 10 May 2021**

27 / 30

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for

such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I^{2}C-bus — logo is a trademark of NXP B.V.

NXP — wordmark and logo are trademarks of NXP B.V.

P3A9606JK

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Product data sheet

Rev. 1.0 — 10 May 2021

28 / 30

Tables

Figures

Contents