

# 10-W Inductor Free Stereo Audio Amplifier with Low EMI and AGC

#### DESCRIPTION

The EUA2385A is a high efficiency 2 channel bridged-tied load (BTL) Class-D audio power amplifier, driving stereo speakers at up to 10W/CH with  $6\Omega$  or  $8\Omega$  Load. The EUA2385A features a differential input architecture offering improved noise immunity over a single-ended (SE) input amplifier.

Advanced EMI Suppression Technology with Spread Spectrum Control enables the use of inexpensive ferrite bead filters at the outputs while meeting EMC requirements for system cost reduction.

EUA2385A is not only fully protected against shorts and overload, an adjustable Auto Gain Control and a DC detection circuit for protection of the connected speakers. The DC detect and Pin-to-Pin, Pin-to-Ground and Pin-to-Power Short Circuit protection circuit protect the speakers from output DC and pin shorts caused in production. The short circuit protection and thermal protection includes an auto recovery feature.

EUA2385A is available in thermally efficient 28-pin TSSOP package and will be able to output full power on a 2-layer PCB.

#### **FEATURES**

- Wide Supply Voltage: 4.5V to 16V
- Enhanced Modulation Scheme Reduces EMI Emission
- 10-W/ch into an 6- $\Omega$  Load From a 12-V Supply
- 10-W/ch into an 8-Ω Load From a 13-V Supply
- Differential Inputs or Single-Ended input
- Speaker Protection Circuitry
- Four Selectable, Gain Setting
- Auto Gain Control Function(AGC)
- Thermal and Short-Circuit Protection
- 28-pin TSSOP Package with Thermal Pad
- RoHS compliant and 100% lead(Pb)-free Halogen-Free

#### **APPLICATIONS**

- Televisions
- USB Speaker
- Mini Speaker
- Consumer Audio Equipment

### **Typical Application Circuit**




Figure 1. Simplified Application Schematic



**Pin Configurations** 

Package Type	Pin Configu	rations
	(Top View	
	<u>sd</u> 1 •	28 PVCCL
	FAULT 2	27 PVCCL
	LINP 3	26 BSPL
	LINN 4	25 OUTPL
	GAIN0 5	24 GND
	GAIN1 6	23 OUTNL
TSSOP-28 (EP)	AVCC 7   Therma	al 22 BSNL
	AGND 8 Pad	21 BSNR
	GVDD 9	20 OUTNR
	PLIMIT 10	19 GND
	RINN 11	18 OUTPR
	RINP 12	17 BSPR
	NC 13	16 PVCCR
	PBTL 14	15 PVCCR

## **Pin Description**

PIN TSSOP-28(EP) I/O/P DESCRIPTION					
PIN	1550P-28(EP)	I/O/P			
$\overline{\mathrm{SD}}$	1	I	Shutdown logic input for audio amp (LOW = outputs Hi-Z, HIGH = outputs enabled). TTL logic levels with compliance to AVCC.		
FAULT	2	О	Open drain output used to display short circuit or dc detect fault status.  Voltage compliant to AVCC. Short circuit faults can be set to auto-recovery by connecting FAULT pin to SD pin. Otherwise, both short circuit faults and dc detect faults must be reset by cycling PVCC.		
LINP	3	I	Positive audio input for left channel. Biased at 2V.		
LINN	4	I	Negative audio input for left channel. Biased at 2V.		
GAIN0	5	I	Gain select least significant bit.		
GAIN1	6	I	Gain select most significant bit.		
AVCC	7	P	Analog supply		
GND	8	P	Analog signal ground. Connect to the thermal pad.		
GVDD	9	О	High-side FET gate drive supply. Nominal voltage is 4.5V. Also should be used as supply for PLIMIT function.		
PLIMIT	10	I	Power limit level adjust. Connect a resistor divider from GVDD to GND to set power limit. Connect directly to GVDD for no power limit.		
RINN	11	I	Negative audio input for right channel. Biased at 2V.		
RINP	12	I	Positive audio input for right channel. Biased at 2V.		
NC	13	I	No connect pin. Can be shorted to PVCC or shorted to GND or left open.		
PBTL	14	I	Parallel BTL mode select pin.		
PVCCR	15,16	P	Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connect internally.		
BSPR	17	I	Bootstrap I/O for right channel, positive high-side FET.		
OUTPR	18	О	Class-D H-bridge positive output for right channel.		
GND	19,24	P	Power ground for the H-bridges.		
OUTNR	20	О	Class-D H-bridge negative output for right channel.		
BSNR	21	I	Bootstrap I/O for right channel, negative high-side FET.		




## **Pin Description (Continued)**

PIN	TSSOP-28(EP)	I/O	DESCRIPTION
BSNL	22	I	Bootstrap I/O for left channel, negative high-side FET.
OUTNL	23	О	Class-D H-bridge negative output for left channel.
OUTPL	25	О	Class-D H-bridge positive output for left channel.
BSPL	26	O	Bootstrap I/O for left channel, positive high-side FET.
PVCCL	27,28	P	Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connect internally.

## **Ordering Information**

Order Number	Package Type	Marking	Quantity per Reel	Operating Temperature Range
EUA2385AXIR1	TSSOP-28 (EP)	■ xxxxx EUA2385A	2500	-40 °C to +85°C





## **Absolute Maximum Ratings**

■ Supply Voltage, AVCC to GND, PVCC to GND	0.3 V to 16V
■ Input Voltage, SD , FAULT ,PBTL	-0.3 V to AVCC +0.3V
■ Input Voltage, GAIN0, GAIN1	0.3 V to 5.5V
■ Input Voltage, PLIMIT	-0.3 V to GVDD +0.3V
■ Input Voltage, RINN,RINP,LINN,LINP	-0.3 V to 6.3V
■Thermal Resistance $\theta_{JA}$ (TSSOP-28)	34°C /W
■ Free-air Temperature Range, T <sub>A</sub>	40°C to +85°C
■ Junction Temperature Range, T <sub>J</sub>	40°C to +150°C
■ Storage Temperature Rang, T <sub>stg</sub>	65°C to +150°C
Lead Temperature	260°C
■ Load Resistance, R <sub>LOAD</sub> (BTL, PVCC>12V )	4.8Ω
■ Load Resistance, R <sub>LOAD</sub> (BTL, PVCC≤12V )	3.2Ω
■ Load Resistance, R <sub>LOAD</sub> (PBTL, PVCC>12V)	2.5Ω
■ Load Resistance, R <sub>LOAD</sub> (PBTL, PVCC≤12V )	2Ω
■ ESD Susceptibility (HBM)	2kV

## **Recommended Operating Conditions**

		Min.	Max.	Unit
Supply voltage, V <sub>CC</sub>	PVCC,AVCC	4.5	16	V
High-level input voltage, V <sub>IH</sub>	GAIN0, GAIN1	2		V
Low-level input voltage, V <sub>IL</sub>	GAIN0, GAIN1		0.5	V
High-level input current, I <sub>IH</sub>	GAIN0, GAIN1, V <sub>I</sub> =2V, V <sub>CC</sub> =12V		200	μΑ
Low-level input current, I <sub>IL</sub>	$V_{I}$ =0.3V, $V_{CC}$ =12V		5	μΑ
High-level input voltage, VIH	$\overline{\mathrm{SD}}$ ,PBTL	2		V
Low-level input voltage, V <sub>IL</sub>	<u>SD</u> ,PBTL		0.8	V
High-level input current, $I_{IH}$	$\overline{\text{SD}}$ ,PBTL,V <sub>I</sub> =2V,V <sub>CC</sub> =12V		50	μΑ
Low-level input current, I <sub>IL</sub>	$\overline{\text{SD}}$ ,PBTL,V <sub>I</sub> =0.8V,V <sub>CC</sub> =12V		5	μΑ
Low-level output voltage, V <sub>OL</sub>	FAULT, R <sub>PULL-UP</sub> =100k, V <sub>CC</sub> =12V		0.8	V
Oscillator frequency, f <sub>OSC</sub>		280	360	kHz
Operating free-air temperature, 7	Ī <sub>A</sub>	-40	85	°C

## DC Characteristics $T_A$ = +25°C , $V_{CC}$ =12V, $R_L$ =8 $\Omega$ (Unless otherwise noted)

Cymbol	Parameter	Conditions		EUA2385A			Unit
Symbol	rarameter			Min.	Typ.	Max.	Unit
$ V_{OS} $	Class-D output offset voltage (measured differentially)	$V_I = 0V$			5	50	mV
$I_{CC}$	Quiescent supply current	$\overline{SD}$ =2V, no load, PV <sub>C</sub>	<sub>CC</sub> =12V		22	40	mA
LCC(SD)	Quiescent supply current in shutdown mode	$\overline{\text{SD}}$ =0.8V, no load, PV	$V_{\rm CC}=12V$		110	500	μΑ
r (on)		V <sub>CC</sub> =12V,	High side		240		m.O
$r_{DS}(on)$		$I_{O}=100 \text{mA}, T_{J}=25 ^{\circ}\text{C}$	Low side		240		mΩ



## DC Characteristics $T_A = +25$ °C , $V_{CC}=12V$ , $R_L=8\Omega$ (Unless otherwise noted) (Continued)

Cymbol	Danamatan	Conditions		El	Unit		
Symbol	Parameter			Min.	Typ.	Max.	Unit
		GAIN1=low	GAIN0=low	19	20	21	
	Cain	GAIN1-10W	GAIN0=high	25	26	27	αt
G	Gain	GAIN1=high	GAIN0=low	31	32	33	dB
			GAIN0=high	35	36	37	
t <sub>ON</sub>	Turn-on time	SD =2V			112		ms
t <sub>OFF</sub>	Turn-off time	<del>SD</del> =0.8V			2		ms
GVDD	Gate Drive Supply	$I_{GVDD}$ =100 $\mu$ A		4.2	4.5	4.8	V
$t_{DCDET}$	DC Detect time	$V_{\text{(INN)}}=5V, V_{\text{(INP)}}=0V$			420		ms

## DC Characteristics $T_A = +25$ °C , $V_{CC}$ =14.5V, $R_L$ =8 $\Omega$ (Unless otherwise noted)

Cymbol	Danamatan	Conditions		EUA2385A			IIm:4
Symbol	Parameter	Condition	Conditions		Typ.	Max.	Unit
$ V_{OS} $	Class-D output offset voltage (measured differentially)	$V_{I}=0V$			5	50	mV
$I_{CC}$	Quiescent supply current	$\overline{SD}$ =2V, no load, PV <sub>0</sub>	<sub>CC</sub> =14.5V		23	40	mA
$I_{CC(SD)}$	Quiescent supply current in shutdown mode	$\overline{\text{SD}}$ =0.8V, no load, P	$\overline{\text{SD}}$ =0.8V, no load, PV <sub>CC</sub> =14.5V		120	500	μΑ
n (on)	Drain-source on-state resistance	V <sub>CC</sub> =12V,	High side		240		0
$r_{DS}(on)$		$I_0=100 \text{mA}, T_J=25 ^{\circ}\text{C}$	Low side		240		mΩ
		GAIN1=low	GAIN0=low	19	20	21	dB
G			GAIN0=high	25	26	27	
G	Gain	GAIN1=high	GAIN0=low	31	32	33	
			GAIN0=high	35	36	37	
$t_{\rm ON}$	Turn-on time	SD =2V			112		ms
t <sub>OFF</sub>	Turn-off time	<u>SD</u> =0.8V			2		ms
GVDD	Gate Drive Supply	$I_{GVDD}$ =100 $\mu$ A		4.2	4.5	4.8	V
t <sub>DCDET</sub>	DC Detect time	$V_{(INN)} = 5V, V_{(INP)} = 0V$			420		ms

## AC Characteristics $T_A$ = +25°C , $V_{CC}$ =12V, $R_L$ =8 $\Omega$ (Unless otherwise noted)

Symbol	Damamatan	Conditions	EUA2385A			Unit
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Omi
K <sub>SVR</sub>		200mV <sub>PP</sub> ripple at 1kHz, Inputs ac-coupled to AGND		-60		dB
Po	Continuous output power	THD+N=10%, f=1kHz, V <sub>CC</sub> =12V		8.5		W
THD+N	Total harmonic distortion +noise	V <sub>CC</sub> =12V,f=1kHz, Po=4W( half-power)		0.07		%
<b>1</b> 7	Output integrated noise	20Hz to 22kHz, A-weighted filter		200		μV
Vn				-74		dBV
	Crosstalk	V <sub>I</sub> =1Vrms, f=1kHz		-84		dB



## AC Characteristics $T_A$ = +25°C , $V_{CC}$ =12V, $R_L$ =8 $\Omega$ (Unless otherwise noted) (Continued)

Symbol	Parameter	Conditions	El	Unit		
			Min.	Typ.	Max.	UIII
$f_{OSC}$	Oscillator frequency		280	320	360	kHz
	Thermal trip point			150		°C
	Thermal hysteresis			30		°C

## AC Characteristics $T_A$ = +25°C , $V_{CC}$ =14.5V, $R_L$ =8 $\Omega$ (Unless otherwise noted)

Symbol	Parameter	G. IV	EUA2385A			TT •4
		Conditions	Min.	Тур.	Max.	Unit
K <sub>SVR</sub>	Power supply ripple rejection	200mV <sub>PP</sub> ripple at 1kHz, Inputs ac-coupled to AGND		-60		dB
$P_{O}$	Continuous output power	THD+N=10%, f=1kHz, V <sub>CC</sub> =14.5V		12		W
THD+N	Total harmonic distortion +noise	V <sub>CC</sub> =14.5V,f=1kHz,Po=6W( half-power)		0.07		%
<b>3</b> 7	Output integrated noise	20Hz to 22kHz, A-weighted filter		200		μV
Vn				-74		dBV
	Crosstalk	V <sub>I</sub> =1Vrms, f=1kHz		-84		dB
SNR	Signal-to-noise ratio	Maximum output at THD+N< 1%, f=1kHz, A-weighted		94		dB
$f_{OSC}$	Oscillator frequency		280	320	360	kHz
	Thermal trip point			150		°C
	Thermal hysteresis			30		°C

## **Block Diagram**






Figure 2.



## **Typical Characteristics**



#### TOTAL HARMONIC DISTORTION+NOISE



#### **OUTPUT POWER**






Figure7.

### TOTAL HARMONIC DISTORTION+NOISE



## TOTAL HARMONIC DISTORTION+NOISE



**OUTPUT POWER** 





Figure8.



## **Typical Characteristics (continued)**







Figure9.













Figure 11.







## **Typical Characteristics (continued)**



#### TOTAL HARMONIC DISTORTION+NOISE





Figure 17.



#### TOTAL HARMONIC DISTORTION+NOISE




Figure16.




Figure 18.




Figure 20.



### **Detailed Description**

#### Overview

To facilitate system design, the EUA2385A needs only a single power supply between 4.5V and 16V for operation. An internal voltage regulator provides suitable voltage levels for the gate driver, digital and low-voltage analog circuitry. Additionally, the built-in bootstrap circuitry with a few external bootstrap capacitors provides the floating voltage required by the high-side gate driver.

In order to provide high performance, the PWM signal path for the output stage is designed as independent half bridges. Accordingly, each half bridge has separated bootstrap pins (BSXX). Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. Inductance between the power-supply pins and decoupling capacitors must be avoided.

The Four half bridge output stages use only NMOS transistors, the properly functioning bootstrap circuit is required. For the high side NMOS of each half bridge operation correctly, a bootstrap capacitor must be connected from each bootstrap pin (BSXX) to the corresponding output pin(OUTXX) function as a floating power supply for the high side NMOS gate drive circuitry. When the power stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate drive regulator output pin and the bootstrap pin. During each high side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high side MOSFETS turned on.

Special attention should be paid to the power-stage power supply: this includes component selection, PCB placement, and routing. For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVCC pin is decoupled with ceramic capacitors placed as close as possible to each supply pin. The PVCC power supply should have low output impedance and low noise. The power-supply ramp and  $\overline{SD}$  release sequence is not critical for device reliability as facilitated by the internal power-on-reset circuit, but it is recommended to release SD after the power supply is settled for minimum turn on audible artifacts.

#### **Feature Description**

#### Gain

The gain of the EUA2385A is set by two input terminals, GAIN0 and GAIN1.

The gains listed in Table 1 are realized by changing the taps on the input resistors and feedback resistors inside the amplifier. This causes the input impedance ( $Z_{\rm I}$ ) to be dependent on the gain setting. The actual gain settings are controlled by ratios of resistors, so the gain variation from part-to-part is small. However, the input impedance from part-to-part at the same gain may shift by  $\pm 20\%$  due to

shifts in the actual resistance of the input resistors.

For design purposes, the input network should be designed assuming an input impedance of  $40 \text{ k}\Omega$ , which is the absolute minimum input impedance of the EUA2385A. At the lower gain settings, the input impedance could increase as high as  $120 \text{ k}\Omega$ .

**Table.1 Gain Setting** 

		<b>AMPLIFIER</b>	INPUT
GAIN1	GAIN0	GAIN (dB)	IMPEDANCE ( $k\Omega$ )
		TYP	TYP
0	0	20	100
0	1	26	50
1	0	32	50
1	1	36	50

#### **SD** Operation

Connect  $\overline{SD}$  to a logic high for normal operation. Pulling  $\overline{SD}$  low causes the outputs to mute and the amplifier enter a low current state. Never leave  $\overline{SD}$  unconnected because amplifier operation would be unpredictable. For the best power off pop performance, place the amplifier in the shutdown prior to removing the power supply voltage. The  $\overline{SD}$  input pin should be held high (see specification table for trip point) during normal operation when the amplifier is in use.

#### **PLIMIT**

The voltage at pin 10 can be used to limit the power to levels below that which is possible based on the supply rail. Add a resistor divider from GVDD to Ground to set the voltage at the PLIMIT pin. An external reference may also be used if tighter tolerance is required. Also add a 1uF capacitor from pin 10 to ground.

Auto Gain Control circuit is adopted to limit the output peak-to-peak voltage, by adjusting the gain of the amplifier. The gain changes depending on the input amplitude, the PLIMIT level, and the attack/release time. The gain changes constantly as audio signal increase and/or decrease to suppress the clipped output signal. The maximum attenuation is -14dB. The attack time is 12mSec/step and the released time is 400mSec/step.

$$P_{OUT} = \frac{\left(\left(\frac{R_L}{R_L + 2R_S}\right) \times 2V_P\right)^2}{2 \times R_L} \quad ----- (1)$$

Where:

 $R_S$  is the total series resistance including  $R_{DS(on)}$ , and any resistance in the output filter.

R<sub>L</sub> is the load resistance.

 $V_P$  is the peak amplitude of the output,  $V_{INP}$  is the input peak amplitude.



#### When GAIN=20dB

$$V_{P} = \begin{cases} 6.5 \times V_{PLIMIT} & \textit{If} \quad 1.3 \times V_{PLIMIT} & < V_{INP} < 6.5 \times V_{PLIMIT} \\ 4 \times \frac{V_{INP}}{2} & \textit{If} \quad V_{INP} > 3.25 \times V_{PLIMIT} \end{cases}$$

#### When GAIN=26dB

$$V_{P} = \begin{cases} 6.5 \times V_{PLIMIT} & \textit{If} \quad 0.65 \times V_{PLIMIT} < V_{INP} < 3.25 \times V_{PLIMIT} \\ V_{INP} & \text{If} \quad V_{INP} > 1.625 \times V_{PLIMIT} \end{cases}$$

#### When GAIN=32dB

$$V_P = \begin{cases} 6.5 \times V_{PLIMIT} & \textit{If} \quad 0.33 \times V_{PLIMIT} < V_{INP} < 1.62 \times V_{PLIMIT} \\ & 4 \times \frac{V_{INP}}{2} & \textit{If} \quad V_{INP} > 0.812 \times V_{PLIMIT} \end{cases}$$

#### When GAIN=36dB

$$V_{P} = \begin{cases} 6.5 \times V_{PLIMIT} & \textit{If} \quad 0.20 \times V_{PLIMIT} < V_{INP} < 1.02 \times V_{PLIMIT} \\ 4 \times \frac{V_{INP}}{2} & \textit{If} \quad V_{INP} > 0.514 \times V_{PLIMIT} \end{cases}$$

#### **Table.2 PLIMIT Typical Operation**

**Test Conditions(1):** PVCC=12V, Vin=1Vrms, R<sub>L</sub>=2\*8ohm,

GAIN=26dB		, ,	
Plimit Voltage	Output Power (W)	Output Voltage Amplitude(V <sub>P-P</sub> )	THD
0. 56	3	13. 9	0. 09%
0.65	4	16. 0	0. 09%
0.73	5	17. 9	0.09%
0.79	6	19. 6	0.09%
0.85	7	21. 2	0. 18%
0.92	8	22. 6	2.3%

<b>Test Conditions(2):</b> PVCC=13V, Vin=1Vrms, R <sub>L</sub> =2*8ohm, GAIN=26dB				
•		Output Voltage Amplitude(V <sub>P-P</sub> )	THD	
0.56	3	13. 9	0. 09%	
0. 65	4	16. 0	0. 09%	
0. 73	5	17. 9	0. 09%	
0. 79	6	19. 6	0. 09%	
0.85	7	21. 2	0. 12%	
0. 91	8	22.6	0. 18%	

<b>Test Conditions(3):</b> PVCC=12V, Vin=1Vrms, R <sub>L</sub> =2*6ohm, GAIN=26dB				
Plimit Voltage	Output Power (W)	Output Voltage Amplitude(V <sub>P-P</sub> )	THD	
0.49	3	12. 0	0.09%	
0. 57	4	13. 9	0. 09%	
0.63	5	15. 5	0. 09%	
0.69	6	17. 0	0. 09%	
0.75	7	18. 3	0. 09%	
0.80	8	19. 6	0. 12%	
0.85	9	20.8	0. 18%	
0.90	10	21. 9	0.3%	

<b>Test Conditions(4):</b> PVCC=12V, Vin=1Vrms, R <sub>L</sub> =2*4ohm, GAIN=26dB				
Plimit Voltage			' I THD	
0.49	4	11.3	0.09%	
0.54	5	12.6	0. 09%	
0.60	6	13. 9	0.09%	
0.64	7	15. 0	0.09%	
0.69	8	16. 0	0.09%	
0. 73	9	17. 0	0.09%	
0.77	10	17. 9	0.13%	

#### **Spread Spectrum and De-Phase Control**

The EUA2385A has built-in spread spectrum control of the oscillator frequency and de-phase of the PWM outputs to improve EMI performance. De-phase inverts the phase of the output PWM such that the idle output PWM waveforms of the two audio channels are inverted. De-phase does not affect the audio signal, or its polarity.

### **GVDD** Supply

The GVDD Supply is used to power the gates of the output full bridge transistors. It can also be used to supply the PLIMIT voltage divider circuit. Add a 1- $\mu$ F capacitor to ground at this pin.

### **DC Detect**

The EUA2385A has circuitry which will protect the speakers from DC current which might occur due to defective capacitors on the input or shorts on the printed circuit board at the inputs. A DC detect fault will be reported on the FAULT pin as a low state. The DC Detect fault will also cause the amplifier to shutdown by changing the state of the outputs to Hi-Z. To clear the DC Detect it is necessary to cycle the PVCC supply. Cycling SD will NOT clear a DC detect fault.

A DC Detect Fault is issued when the output differential duty-cycle of either channel exceeds 20% (for example



(+60%,-40%) for more than 420 msec at the same polarity. This feature protects the speaker from large DC currents or AC currents less than 2Hz.To avoid nuisance faults due to the DC detect circuit, hold the SD pin low at power-up until the signal at the inputs are stable. Also, take care to match the impedance seen at the positive and negative inputs to avoid nuisance DC detect faults.

#### **PBTL Select**

The EUA2385A offers the feature of parallel BTL operation with two outputs of each channel connected directly. If the PBTL pin (pin 14) is tied high, the positive and negative outputs of each channel (left and right) are synchronized and in phase. To operate in this PBTL (mono) mode, apply the input signal to the RIGHT input and place the speaker between the LEFT and RIGHT outputs with OUTPL connected to OUTNL and OUTPR connected to OUTNR. Connect the positive and negative output together for best efficiency. For an example of the see PBTL connection, the schematic APPLICATION INFORMATION section.

For normal BTL operation, connect the PBTL pin to local ground.

# **Short-Circuit Protection and Automatic Recovery Feature**

The EUA2385A has protection from over current conditions caused by a short circuit on the outputs that prevents damage to the device during output-to-output shorts, output-to-GND shorts, and output-to-VCC shorts. The short circuit protection fault is reported on the FAULT pin as a low state. The amplifier outputs are disabled when the short circuit is detected on the outputs. A latched fault flag is resulted and can be cleared by cycling the SD pin through the low state.

The EUA2385A can automatic recover for normal operation if short was removed. If the short was not removed, the protection circuitry again activates.

#### **Thermal Protection**

Thermal protection on the EUA2385A prevents damage to the device when the internal die temperature exceeds  $150^{\circ}$ C. There is a  $\pm 10^{\circ}$ C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal trip point, the device enters into the shutdown state and the outputs are disabled. The thermal fault is cleared once the temperature of the die is reduced by  $30^{\circ}$ C. The device begins normal operation at this point with no external system interaction.

### **Application Information**

#### **Differential Input**

The differential input stage of the amplifier cancels any common-mode noise that appears on both input lines of the audio channel. To use the EUA2385A with a differential source, connect the positive signal of the audio source to the INP pin and negative signal from the audio source to the INN pin (Figure 21).




Figure 21. Differential Input



## **Single-Ended Input**

When using an audio source with a single-ended "out", it is important to connect the RINN and LINN pins to the GND of the audio source with coupling capacitors (Figure 22).




Figure 22. Single-Ended Input

### **Application Information (continued)**

#### **PBTL Mode**





Figure 23. PBTL Output



### **Design Requirements**

### **Input Resistance**

The input resistance of amplifier is fixed to  $30K\Omega \pm 20\%$ . If a single capacitor is used in the input high-pass filter, the -3dB or cutoff frequency may change when changing gain steps.




The -3dB frequency can be calculated using Equation 2.

$$f_c = \frac{1}{2\pi Z_I C_I}$$
 ----(2)

### Input Capacitor, CI

In the typical application, an input capacitor  $(C_I)$  is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_I$  and the input impedance of the amplifier  $(Z_I)$  form a high-pass filter with the corner frequency determined in Equation 3.



$$f_c = \frac{1}{2\pi Z_I C_I}$$
 ----(3)

The value of  $C_I$  is important, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where  $Z_I$  is 50 k $\Omega$  and the specification calls for a flat bass response down to 20 Hz. Equation 3 is reconfigured as Equation 4.

$$C_{I} = \frac{1}{2\pi Z_{I}f_{I}}$$
 -----(4)

In this example,  $C_I$  is  $0.16\mu F$ ; so, one would likely choose a value of  $0.22\mu F$  as this value is commonly used. A further consideration for this capacitor is the leakage path from the input source through the input network ( $C_I$ ). This leakage current creates a dc offset voltage at the input to the amplifier. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice.

Additionally, lead-free solder can create dc offset voltages and it is important to ensure that boards are cleaned properly.

#### **BSN** and **BSP** Capacitors

The full H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A  $220nF\sim1\mu F$  ceramic capacitor, rated for at least 25V, must be connected from each output to its corresponding bootstrap input. The bootstrap capacitors connected between the BSXX pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on. Specifically, one capacitor must be connected from OUTPx to BSPx, and one capacitor must be connected from OUTPx to BSNx.

#### **Differential Inputs**

When use differential input signal, any noise that appears on both input lines of the channel can be cancelled. To use the EUA2385A with a differential source, connect the positive lead of the audio source to the INP input and the negative lead from the audio source to the INN input. To use the EUA2385A with a single-ended source, ac ground the INP or INN input through a capacitor equal in value to the input capacitor on INN or INP and apply the audio source to either input. In a single-ended input application, the unused input should be ac grounded at the audio source instead of at the device input for best noise performance. For good transient performance, the impedance seen at each of the two differential inputs should be the same.

In order to allow the input dc blocking capacitors to become completely charged during power-up time, the impedance seen at the inputs should be limited to an RC time constant of 1 ms or less if possible. If the input capacitors cannot be charged completely, there will be some additional sensitivity to component matching which can result in pop if the input components are not well matched.

#### **Using Low-ESR Capacitors**

Use capacitors with an ESR less than  $100m\Omega$  for optimum performance. Low ESR ceramic capacitors minimize the output resistance. For best performance over the extended temperature range, select X7R capacitors.

#### Power Supply Decoupling, CS

The EUA2385A is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the



amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1µF to 1µF placed as close as possible to the device VCC lead works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 100µF or greater placed near the audio power amplifier is recommended. The 100µF capacitor also serves as local storage capacitor for supplying current during large signal transients on the amplifier outputs. The PVCC terminals provide the power to the output transistors, so a 100µF or larger capacitor should be placed on each PVCC terminal. A 10μF capacitor on the AVCC terminal is adequate. In practice, with a well designed system power, 100µF, 16V will most applications with 12V power supply, and 25V capacitor rating is recommended for power supply voltage higher than 12V.

## **Output Filter**

With enhanced modulation scheme, EUA2385A make it possible to design using a low-cost ferrite bead filter. Ferrite bead are different effective range due to their material. The ferrite bead used in the filter should be selected carefully. Many specifications limit emissions of the consumer electronic greater than 30MHz, a ferrite bead with good performance in the 10 to 100MHz range is important to block radiation in the 30MHz and above range. For EUA2385A is high power amplifier, it is important that the ferrite bead is large enough to maintain impedance at the peak currents expected. A high quality ceramic capacitor is also needed for the ferrite bead filter. A low ESR capacitor with good temperature and voltage characteristics will work best.

Use an LC output filter allowing the switching current to flow through the filter instead of the load will increasing efficiency.

When both an LC filter and a ferrite bead filter are used, the LC filter should be placed as close as possible to the IC followed by the ferrite bead filter.




Figure24.




Figure 25.





Figure 26.



## **Package Information**

TSSOP-28 (EP)



Note: Exposed pad outline drawing is for reference only.

SYMBOLS	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	-	1.20	-	0.047
A1	0.00	0.15	0.000	0.006
b	0.19	0.30	0.007	0.012
E1	4.40 REF		0.173 REF	
D	9.60	9.80	0.378	0.386
D1	2.80	6.30	0.110	0.248
Е	6.20	6.60	0.244	0.260
E2	2.10	3.30	0.083	0.130
e	0.65 REF		0.026	REF
L	0.45	0.75	0.018	0.030