### 2-Vrms Audio Driver with Adjustable Gain

#### **Features**

- Voltage Output at 10kΩ Load
  2 Vrms With 3.3V Supply Voltage
- Ultra Low Distortion SNR>100dB Typical Vn<10µVrms THD+N<0.001% at 2Vrms</li>
- No Pop/Clicks Noise when Power ON/OFF
- No Need for Output DC-Blocking Capacitors
- Optimized Frequency Response between 20Hz–20kHz
- Accepting Differential Input
- Featuring external under voltage mute
- Available in TSSOP-14 and DQFN-16 Package

### **Applications**

- Set-Top Boxes
- High Definition DVD Players
- Car Entertainment System
- Medical


### **Descriptions**

The DIO2112H is an integrated solution for Set-top box and high definition player, and designed to optimize the audio driver circuit performance while reducing the BOM cost by eliminating the peripheral discrete components for noise reduction. DIO2112H features a 2Vrms stereo audio driver that designed to allow for the removal of output AC-coupling capacitors.

Featuring differential input mode, gain range of  $\pm 1$  V/V to  $\pm 10$  V/V can be achieved via external gain resistor setting. The DIO2112H is able to offer 2Vrms output with  $10k\Omega$  load and 3.3V supply.

Meanwhile, the DIO2112H offers built-in shut-down control circuitry for optimal pop-free performance. Under the under-voltage condition, DIO2112H is able to detect it and mutes the output.


### **Block Diagram**



### **Ordering Information**

Order Part Number	Top Marking		T <sub>A</sub>	Package	
DIO2112HTP14	DIO2112H	Green/RoHS	-40 to +85°C	TSSOP-14	Tape & Reel, 2500
DIO2112HLN16	D21	Green	-40 to +85°C	DQFN-16	Tape & Reel, 3000

# **Pin Assignment**






Figure 1 Top View

# **Pin Descriptions**

PIN Name	I/O	Description	
+INR	I	Right-channel positive input	
-INR	I	Right-channel negative input	
OUTR	0	Right-channel output	
GND	Р	Ground	
Mute	I	Mute input, active-low	
VSS	Р	Negative Supply	
CN	I/O	Charge-pump flying capacitor negative terminal	
СР	I/O	Charge-pump flying capacitor positive terminal	
VDD	Р	Positive supply	
UVP	ı	Under voltage protection input	
OUTL	0	Left-channel output	
-INL	I	Left-channel negative input	
+INL	ı	Left-channel positive input	

## **Absolute Maximum Ratings**

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maxim rating conditions for extended periods may affect device reliability.

Parameter		Rating	Unit	
Supply Voltage		-0.3 to 4	V	
Input Voltage		V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V	
Minimum load impedance		>600	Ω	
EN to GND		-0.3 to V <sub>DD</sub> +0.3	V	
Storage Temperature Range		-65 to 150	°C	
Junction Temperature		150	°C	
TSSOP-14, $\Theta_{JA}$		115	°C/W	
TSSOP-14, ⊖JC		50	°C/W	
LIDM FOD IFODOS A444	Output Pins	8	k\/	
HBM ESD, JESD22-A114	Others	5	kV	
CDM ESD, JESD22-C101E		1	kV	

## **Recommend Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not Recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply Voltage	3.0	3.3	3.6	V
V <sub>IH</sub>	Mute High level Input Voltage		60		% of V <sub>DD</sub>
V <sub>IL</sub>	Mute Low level Input Voltage		40		% of V <sub>DD</sub>
T <sub>A</sub>	Operating Temperature Range	-40		85	°C

## **Electrical Characteristics**

Typical value: T<sub>A</sub> = 25°C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vos	Output Offset Voltage	V <sub>DD</sub> =3.3V, Input grounded, Unity gain		0.8		mV
PSRR	Power supply rejection ratio	V <sub>DD</sub> =3.3V		90		dB
V <sub>OH</sub>	High level output voltage	$V_{DD}$ =3.3V, $R_L$ =10k $\Omega$	3.1			V
V <sub>OL</sub>	Low level output voltage	$V_{DD}$ =3.3V, $R_L$ =10k $\Omega$			-3.05	V
I <sub>IH</sub>	EN High level input current	V <sub>DD</sub> =3.3V, V <sub>I</sub> =V <sub>DD</sub>			1	μΑ
I <sub>IL</sub>	EN Low level input current	V <sub>DD</sub> =3.3V, V <sub>I</sub> =0V			1	μΑ
I <sub>DD</sub>	Supply current	$V_{DD}$ =3.3V, $V_{I}$ = $V_{DD}$ , No load		16		mA
		Mute mode, V <sub>DD</sub> =3.3V		0.8		IIIA


# **Operating Characteristics**


Typical value: V<sub>DD</sub>=3.3V, R<sub>I</sub>=10kΩ, C<sub>PLIMP</sub>=C<sub>PVSS</sub>=1uF, R<sub>IN</sub>=15kΩ, R<sub>IN</sub>=30kΩ, T<sub>A</sub>=25°C, unless otherwise specified.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	THD+N=1%, V <sub>DD</sub> =3.3V, f=1kHz	2.0	2.3		V <sub>RMS</sub>
THD+N	Total harmonic distortion + noise	V <sub>O</sub> =2V <sub>RMS</sub> , f=1kHz		0.0005		%
X <sub>TALK</sub>	Channel crosstalk	V <sub>O</sub> =2V <sub>RMS</sub>		-105		dB
SNR	Signal noise ratio	Vo= 2Vrms, BW=22kHz, A-weighted,	90	105		dB
DNR	Dynamic range	A-weighted		105		dB
C <sub>L</sub>	Maximum capacitive load			220		pF
V <sub>N</sub>	Noise output voltage	A-weighted		10		$\mu V_{RMS}$
G <sub>BW</sub>	Unity gain bandwidth			7.2		MHz
A <sub>VO</sub>	Open loop voltage gain			165		dB
V <sub>UVP</sub>	External under-voltage detection			1.25	1.325	V
I <sub>Hys</sub>	External under-voltage detection hysteresis current			6		μΑ
f <sub>CP</sub>	Charge pump frequency			300		kHz

## **Typical Performance Characteristics**


At  $V_{DD}$ =3.3V,  $R_L$ =10k $\Omega$ ,  $C_{PUMP}$ = $C_{PVSS}$ =1 $\mu$ F,  $R_{IN}$ =15k $\Omega$ ,  $R_{fb}$ =30k $\Omega$ ,  $T_A$  = +25 $^{\circ}$ C, unless otherwise noted.







## **Application Circuit**



Differential-input, single-ended output, second-order filter R1=15k $\Omega$ , R2=30k $\Omega$ , R3=47k $\Omega$ , C1=33pF, C2=150pF, C3=6.8 $\mu$ F R11=2k $\Omega$ , R12=1.69k $\Omega$ , R13=15k $\Omega$ 

#### **Important Note:**

In some applications, if the power supply noise needs to be filtered, the ferrite bead is recommended in a value of  $600\Omega@100MHz$ , instead of RC network. RC network normally will lower the power supply resulting in the degraded the audio performance. If the resistor is not chosen properly, which can trigger the internal UVP detection circuit and mute the output. As depicted below:

## **Application Notes**

#### **Gain-Setting Resistors Ranges and Input-Blocking Capacitors**

The gain-setting resistors,  $R_{IN}$  and  $R_{FB}$ , must be chosen so that noise, stability, and input capacitor size of the DIO2112H are kept within acceptable limits. Voltage gain is defined as  $R_{FB}$  divided by  $R_{IN}$ .

Table 1 lists the recommended resistor value for different gain settings. Selecting values that are too low demands a large input ac-coupling capacitor  $C_{IN}$ . Selecting values that are too high increases the noise of the amplifier.

The gain-setting resistor must be placed close to the input pins to minimize capacitive loading on these input pins and to ensure maximum stability.

Table 1 Input Capacitor with 2Hz cutoff and Resistor Values Recommended

Input Res.,	Feedback Res.,	Inverting Gain
22 kΩ	22 kΩ	-1 V/V
15 kΩ	30 kΩ	-2 V/V
10 kΩ	100 kΩ	-10 V/V

$$f_{CIN} = \frac{1}{2\pi R_{IN}C_{IN}}$$
, or

$$C_{IN} = \frac{1}{2\pi R_{IN} f_{CIN}}$$

**Equation 1 Cutoff decision Cutoff** 




Figure 2 Inverting Gain Configuration




Figure 3 Non-Inverting Gain Configuration




Figure 4 Differential Gain Configuration

#### INPUT-BLOCKING CAPACITORS

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DIO2112H. These capacitors block the dc portion of the audio source and allow the DIO2112H inputs to be properly biased to provide maximum performance.

#### 2nd Order Filter Typical Application

Several audio DACs used today require an external low-pass filter to remove out-of-band noise. This is possible with the DIO2112H, as it can be used like a standard OPAMP. Several filter topologies can be implemented, both single-ended and differential. In Figure 5, a multi-feedback (MFB) with differential input and single-ended input is shown.

An ac-coupling capacitor to remove dc content from the source is shown; it serves to block any dc content from the source and lowers the dc-gain to 1, helping reducing the output dc-offset to minimum.

The resistor values should have a low value for obtaining low noise, but should also have a high enough value to get a small size ac-coupling capacitor.




Figure 5 Second-Order Active Low-Pass Filter

#### **Charge Pump Flying Capacitor and VSS Capacitor**

The charge pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The VSS capacitor must be at least equal to the charge pump capacitor in order to allow maximum charge transfer. Low-ESR capacitors are an ideal selection, and a value of  $1\mu F$  is typical. Capacitor values that are smaller than  $1\mu F$  can be used, but the maximum output voltage may be reduced and the device may not operate to specifications.

#### **Decoupling Capacitors**

The DIO2112H requires adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good low equivalent-series-resistance (ESR) ceramic capacitor, typically  $1\mu F$ , placed as close as possible to the device VDD lead works best. Placing this decoupling capacitor close to the DIO2112H is important for the performance of the amplifier. For filtering lower-frequency noise signals, a  $10\mu F$  or greater

capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

#### Pop-Free Power-Up

Pop-free power up is ensured by keeping the Mute (shutdown pin) low during power-supply ramp up and ramp down. The Mute pin should be kept low until the input ac-coupling capacitors are fully charged before asserting the Mute pin high to achieve pop-less power up. Figure 6 illustrates the preferred sequence.





Figure 6 Power-Up Sequences

#### **External Under-voltage Detection**

External under-voltage detection can be used to mute/shut down the DIO2112H before an input device can generate a pop. Although the shutdown voltage is 1.25V typically, customers need to consider the accuracy of system passive components such as resistors and associated temperature variation. In order to guarantee the power-on of the device, usually greater than 1.325V at UVP pin is recommended to cover the possible uncertainty. Users often select a resistor divider to obtain the power-on and shutdown threshold for the specific application. The typical thresholds can be calculated as follows, respectively for VSUP\_MO at 5V and 12V. Usually for best power down noise performance, 12V supply is recommended for UVP circuitry as below. Typically this 12V is the power supply which generates the 5V supply for DIO2112H VDD pins.

Case 1: VSUP MO= 12V (Recommended)



#### Case 2: VSUP MO= 5.0V


 $V_{UVP}=(1.205V-6\mu A*R13)*(R11+R12)/R12;$ 

 $V_{hysteresis} = 5\mu A^*R13^*(R11+R12)/R12;$ 

With the condition R13>>R11//R12.

For example, if R11=5.6k, R12=2.2k and R13=47k,

Then Vuvp=3.83V; Vhysteresis=0.247V



Here, V<sub>UVP</sub> is the shutdown threshold. In this case, the voltage at UVP pin 11 is greater than 1.325V under worst case of VSUP\_MO ripples.

To minimize the system power-up and power-down threshold variations, resistors with less than 1% variations are recommended. Although some resistor value options are offered above for customer's reference or starting points, customers should always verify those resistor options in their actual design. Customer can adjust their own design to achieving the best performance between pop noise and power-on threshold by adjusting the passive resistors R11, R12 and R13.

#### **Capacitive Load**

The DIO2112H has the ability to drive a high capacitive load up to 220pF directly. Higher capacitive loads can be accepted by adding a series resistor of  $47\Omega$  or larger.