Octal buffer/line driver; 3 state,Replace 74LVC244ADB
74LVCN244XSS20G 74LVCN244XSS20G.pdf
FEATURES

资料完善中
















PIN CONFIGUTION
优势替代
74LVC244ADB 74LVC244ADB.pdf

No.13668

FEATURES

• 5 V tolerant inputs/outputs for interfacing with 5 V logic

• Wide supply voltage range from 1.2 V to 3.6 V

• CMOS low-power consumption

• Direct interface with TTL levels

• Inputs accept voltages up to 5.5 V

• High-impedance when VCC = 0 V

• Bus hold on all data inputs (74LVCH244A only)

• Complies with JEDEC standard:

• JESD8-7A (1.65 V to 1.95 V)

• JESD8-5A (2.3 V to 2.7 V)

• JESD8-C/JESD36 (2.7 V to 3.6 V)

• ESD protection:

• HBM JESD22-A114F exceeds 2000 V

• MM JESD22-A115B exceeds 200 V

• CDM JESD22-C101E exceeds 1000 V

• Specified from 40 C to +85 C and 40 C to +125 C

PIN CONFIGUTION
Site Map
Official Website: www.visvie.com Unified Social Credit Code: 914403006971108661 Registered Address: Room 601a, 601b, Technology Center Building, Bagua 4th Road, Shanglin Community, Yuanling Subdistrict, Futian District, Shenzhen