# **SGM61020 2A High Efficiency Synchronous Buck Converter**

## **GENERAL DESCRIPTION**

The SGM61020 is a high efficiency synchronous Buck DC/DC converter with 2A output current capability and adjustable output voltage. The input supply voltage is in the range of 2.5V to 5.5V. Using adaptive off-time peak current control, the efficiency of this device is higher than 80% for loads over 1mA and reaches 95% in the moderate load ranges (5V to 3.3V).

This device operates with a quasi-fixed 1.5MHz pulse width modulation (PWM) mode for moderate or heavy loads. But at light loads, pulse skip modulation is used for power-save mode (PSM). The PSM operating quiescent current is very low, typically 42μA, which is well suitable for battery powered applications to increase standby time. Despite such low quiescent current, the transient response to large load variations is excellent. The device shutdown current is typically 0.02μA.

The SGM61020 provides an adjustable output voltage by an external resistor divider. The device is capable for low dropout operation with 100% duty cycle. Some other features include internal soft-start for limiting startup inrush current, over-current and thermal shutdown protections, enable input and power good output (for P version only).

The SGM61020 is available in Green SOT-23-5 and SOT-563-6 packages and can operate in the -40℃ to +125℃ ambient temperature range.

## **FEATURES**

- **2.5V to 5.5V Input Voltage Range**
- Adjustable Output Voltage from 0.6V to V<sub>IN</sub>
- **Up to 95% Efficiency**
- **Low RDSON Switches (102mΩ/57mΩ)**
- **Power-Save Mode for Light Load Efficiency**
- **42μA (TYP) Operating Quiescent Current**
- **100% Duty Cycle for Low Dropout Operation**
- **1.5MHz PWM Switching Frequency**
- **Power Good Output (SGM61020P Only)**
- **Over-Current Protection**
- **Thermal Shutdown Protection**
- **Input Under-Voltage Lockout (UVLO) Protection**
- **-40**℃ **to +125**℃ **Operating Temperature Range**
- **Small Packaging: SGM61020: Available in Green SOT-23-5 and SOT-563-6 Packages SGM61020P: Available in a Green SOT-563-6 Package**

## **APPLICATIONS**

Battery-Powered Applications Point-of-Load Processor Power Supplies Hard Disk Drives (HDD)/Solid State Drives (SSD)

## **TYPICAL APPLICATION**



**Figure 1. Typical Application Circuit**

## **PACKAGE/ORDERING INFORMATION**



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

## **MARKING INFORMATION**





#### **ABSOLUTE MAXIMUM RATINGS** Voltage Range (1)



#### NOTES:

1. All voltage values are with respect to the ground terminal. 2. While switching.

## **RECOMMENDED OPERATING CONDITIONS**



#### **SOT-23-5 SOT-563-6**



- Date Code - Year Date Code - Week Serial Number

## **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

## **ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

## **DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

## **PIN CONFIGURATIONS**



#### **SGM61020 (TOP VIEW) SGM61020/SGM61020P (TOP VIEW)**



## **PIN DESCRIPTION**



NOTE:  $I = input$ ,  $O = output$ ,  $P = power$ ,  $G = ground$ .

# **ELECTRICAL CHARACTERISTICS**

( $V_{IN}$  = 5.0V, typical values are at T<sub>J</sub> = +25°C, unless otherwise noted.)



## **TYPICAL PERFORMANCE CHARACTERISTICS**

T<sub>A</sub> = +25°C, V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.8V, L = 2.2µH, C<sub>OUT</sub> = 10µF, unless otherwise noted.















# **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

T<sub>A</sub> = +25°C, V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.8V, L = 2.2µH, DCR = 18m $\Omega$ , unless otherwise noted.



## **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

T<sub>A</sub> = +25°C, V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.8V, L = 2.2μH, DCR = 18mΩ, unless otherwise noted.



## **FUNCTIONAL BLOCK DIAGRAM**



**Figure 2. SGM61020/SGM61020P Block Diagram**

## **DETAILED DESCRIPTION**

The SGM61020 is a high efficiency Buck switching regulator optimized for handheld battery-powered applications. It operates at a quasi-fixed frequency of 1.5MHz and uses adaptive off-time PWM control for the moderate to heavy load range. This allows using a small inductor and small capacitors for compact designs. At light load condition, this device operates in power-save mode to reduce the switching frequency and losses for longer battery life. The power-save mode quiescent current is 42μA (TYP) while the shutdown current is only 0.02μA (TYP).

#### **Under-Voltage Lockout Protection**

When the input voltage is below the UVLO threshold (2.3V, TYP), the device is shut down. If the input voltage rises above the UVLO threshold plus hysteresis, the IC will restart.

#### **Enable Input**

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator; drive it low to turn it off. Connect the EN pin directly to a voltage source that can't be higher than the VIN pin. The EN input should not be left floating.

#### **Power Good Output (SGM61020P Only)**

The PG pin is an open-drain output. PG requires a pull-up resistor (e.g. 510kΩ). PG pin is pulled to GND before the output voltage is above 95% of the nominal voltage. After FB voltage reaches  $95\%$  of  $V_{REF}$ , the PG pin is pulled high immediately. When the FB voltage drops below 90% of  $V_{REF}$ , the PG pin will be pulled low after a 43μs delay. Leave the PG pin unconnected when not used.



#### **Table 1. PG Output Logic**

## **DETAILED DESCRIPTION (continued)**

#### **Soft Startup**

An 800μs internal soft-start circuit is included to prevent input inrush current and voltage drops during startup. This circuit slowly ramps up the error amplifier reference voltage ( $V_{REF}$  = 0.6V) after exiting the shutdown state or under-voltage lockout (UVLO). Slow increase of the output voltage prevents the excessive inrush current for charging the output capacitors and creates a smooth output voltage rise. The other advantage of a soft-start is avoiding supply voltage drops especially on the high internal impedance sources such as the primary cells and rechargeable batteries.

The SGM61020 is also capable of starting with a pre-biased output capacitor when it is powering up or enabled. When the device is turning on, a bias on the output may exist due to the other sources connected to the load(s) such as multi-voltage ICs or simply because of residual charges on the output capacitors. For example, when a device with light load is disabled and re-enabled, the output may not drop during the off period and the device must restart under pre-biased output condition. Without the pre-biased capability, the device may not be able to startup properly. The output ramp is automatically initiated with the bias voltage and ramps up to the nominal output value.

#### **Power-Save Mode (PSM)**

At light load condition, the SGM61020 shifts to the PSM mode and operates with pulse skip modulation to reduce the switching frequency and minimize the losses. It also shuts down most of the internal circuits in PSM. In this mode, one or more PWM pulses are sent to charge the output capacitor and then the switches are kept off. The output capacitor voltage gradually drops due to small load current and when it falls below

the nominal voltage threshold, the PWM pulses resume. If the load is still low, the output will go slightly higher than normal again and the switches will turn off. In power-save mode, the output voltage is slightly higher than nominal output voltage. This effect can be mitigated by a larger output capacitor.

## **Low Dropout Operation (100% Duty Cycle)**

When the input voltage reduces, the on-time increases. When the input voltage is lower than the regulation output voltage, the output voltage drops, and the SGM61020 goes into 100% duty cycle mode. The high-side switch is always on, and the output voltage is determined by the load current times the  $R_{DSON}$ composed by the high-side switch and inductor.

#### **Current Limit Protection**

Limiting the switch current protects the switch itself and also prevents over-current in the source and the inductor. If the high-side (HS) switch current exceeds the  $I_{LIM}$  threshold, HS switch is turned off and the low-side (LS) switch will be turned on to reduce the inductor current and limit the peak.

Note that the measured peak current limit in the closed-loop and open-loop  $(I_{\text{LIM-OL}})$  test conditions is slightly different, mainly due to the current comparator propagation delay.

## **Thermal Shutdown Protection**

A thermal shutdown function is implemented to prevent damage caused by excessive heat and power dissipation. Once the junction temperature exceeds +150°C, the device is shut down. The device is released from shutdown automatically when the junction temperature decreases by 20℃.

## **APPLICATION INFORMATION**

In this section, power supply design with the SGM61020 synchronous Buck converter and selection of the external component will be explained based on the typical application that is applicable for various input and output voltage combinations.



**Figure 3. SGM61020P Application Example with 1.8V/2.0A Output**

#### **Design Requirements**

[Table 2](#page-9-0) summarizes the requirements for this example as shown in Figure 3. The selected components are given in [Table 3.](#page-9-1)

<span id="page-9-0"></span>**Table 2. Design Parameters for the Application Example**

<b>Design Parameter</b>	<b>Example Value</b>
Input Voltage	2.5V to 5.5V
Output Voltage	1.8V
<b>Output Current</b>	$\leq$ 2A
Output Ripple Voltage	$<$ 30mV

<span id="page-9-1"></span>**Table 3. Selected Components for the Design Example**



## **Input Capacitor Selection (C<sub>IN</sub>)**

High frequency decoupling input capacitors with low ESR are needed to circulate and absorb the high frequency switching currents of the converter. Place this capacitor right beside the VIN and GND pins. A 4.7μF ceramic capacitor with X5R or better dielectric and 0805 or smaller size is sufficient in most cases. A larger value can be selected to reduce the input current ripple.

## **Inductor Selection (L)**

The important factors for inductor selection are inductance (L), saturation current  $(I<sub>SAT</sub>)$ , RMS rating  $(I<sub>RMS</sub>)$ , DC resistance (DCR) and dimensions. Use Equation 1 to find the inductor peak current  $(I_{L_{MAX}})$  and peak-to-peak ripple current  $(\Delta I_L)$  in static conditions:

$$
I_{L\_MAX} = I_{O\_MAX} + \frac{\Delta I_L}{2}
$$
  
\n
$$
\Delta I_L = V_{OUT} \times \frac{1 - D}{L \times f_{SW}}
$$
 (1)

 $I_{\text{O MAX}}$  is the maximum load current, D =  $V_{\text{OUT}}/V_{\text{IN}}$  represents duty cycle and  $f_{SW}$  is the switching frequency.

 $I_{SAT}$  should be higher than  $I_L$ <sub>MAX</sub>, and sufficient margin should be reserved. Typically, the saturation current above high-side current limit is enough, and a 10% to 30% ripple current is selected to calculate the inductance. Larger inductance values reduce the ripple current but lead to sluggish transient response.

#### **Output Voltage Setting**

Use Equation 3 to select the  $R_1/R_2$  resistor divider to set the V<sub>OUT</sub>. Select the R<sub>2</sub> value less than 180kΩ to compromise noise sensitivity and light load losses.

$$
V_{\text{OUT}} = V_{\text{FB}} \times \left(1 + \frac{R_1}{R_2}\right) = 0.6 V \times \left(1 + \frac{R_1}{R_2}\right) \tag{3}
$$

## **APPLICATION INFORMATION (continued)**

#### **Output Capacitor Selection (COUT)**

This device is capable to operate with low ESR ceramic capacitors to get low voltage ripple and fast response. 10μF ~ 22μF × 2 capacitors with X7R or X5R dielectric type are recommended. Minimum capacitance of output ripple criteria can be calculated from Equation 2.

$$
C_{\text{OUT}} > \frac{\Delta I_L}{8 \times f_{\text{SW}} \times V_{\text{OUT\_RIPPLE}}}
$$
 (2)

For output capacitor selection, transient response and loop stability should also be considered.To simplify customer's design process, the inductor and output capacitor combinations are recommended in [Table 4.](#page-10-0)

#### **Output Filter Design**

[Table 4](#page-10-0) can be used to select the proper LC filter components for most design requirements. The inductor initial tolerance can be as high as -30% to +20% of the nominal value and proper current derating is usually required. Bias voltage may cause significant capacitance drops in the ceramic capacitors. The effective deviation of a ceramic capacitor can be as high as -50% to +20% of the nominal value.

L<sub>1</sub> = 2.2µH, C<sub>OUT</sub> = 22µF are the recommended values for the typical application.

<span id="page-10-0"></span>



#### **Layout Guidelines**

A good printed-circuit-board (PCB) layout is a critical element of any high performance design. Follow the guidelines below for designing a good layout for the SGM61020.

- Place the input capacitor close to the device with the shortest possible connection traces.
- Share the same GND return point for the input and output capacitors and locate it as close as possible to the device GND pin to minimize the AC current loops. Place the inductor close to the switching node and connect it with a short trace to minimize the parasitic capacitances coupled to the SW node.
- Keep the signal traces like the FB sense line away from SW or other noisy sources.
- Use GND planes in mid-layers for shielding and minimizing the ground potential drifts.

Refer to [Figure 4](#page-11-0) and [Figure 5](#page-11-1) for a recommended PCB layout.

## **2A High Efficiency SGM61020 Synchronous Buck Converter**

# **APPLICATION INFORMATION (continued)**





<span id="page-11-0"></span>

<span id="page-11-1"></span>**Figure 5. SOT-563-6 PCB layout**

# **PACKAGE OUTLINE DIMENSIONS**

## **SOT-23-5**





**RECOMMENDED LAND PATTERN** (Unit: mm)







NOTES:

1. Body dimensions do not include mode flash or protrusion.

2. This drawing is subject to change without notice.

# **PACKAGE OUTLINE DIMENSIONS**

## **SOT-563-6**









**RECOMMENDED LAND PATTERN** (Unit: mm)



NOTES:

1. Body dimensions do not include mode flash or protrusion.

2. This drawing is subject to change without notice.

# **TAPE AND REEL INFORMATION**

## **REEL DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

## **KEY PARAMETER LIST OF TAPE AND REEL**



## **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

## **KEY PARAMETER LIST OF CARTON BOX**

