

OPA171 OPA2171 OPA4171 SBOS516B – SEPTEMBER 2010 – REVISED NOVEMBER 2010

# 36V, Single-Supply, SOT553, General-Purpose OPERATIONAL AMPLIFIERS

Check for Samples: OPA171, OPA2171, OPA4171

# **FEATURES**

- Supply Range: +2.7V to +36V, ±1.35V to ±18V
- Low Noise: 14nV/<del>√Hz</del>
- Low Offset Drift: ±0.3µV/°C (typ)
- RFI Filtered Inputs
- Input Range Includes the Negative Supply
- Input Range Operates to Positive Supply
- Rail-to-Rail Output
- Gain Bandwidth: 3MHz
- Low Quiescent Current: 475µA per Amplifier
- High Common-Mode Rejection: 120dB (typ)
- Low Input Bias Current: 8pA
- Industry-Standard Packages:
  - 8-Pin SOIC
  - 14-Pin TSSOP
- microPackages:
  - Single in SOT553
  - Dual in VSSOP-8

## **APPLICATIONS**

- Tracking Amplifier in Power Modules
- Merchant Power Supplies
- Transducer Amplifiers
- Bridge Amplifiers
- Temperature Measurements
- Strain Gauge Amplifiers
- Precision Integrators
- Battery-Powered Instruments
- Test Equipment

#### **Product Family**

	-
DEVICE	PACKAGE
OPA171	SOT553, SOT23-5, SO-8
OPA2171 (dual)	VSSOP-8, SO-8
OPA4171 (quad)	TSSOP-14, SO-14

# DESCRIPTION

The OPA171, OPA2171 and OPA4171 (OPAx171) are a family of 36V, single-supply, low-noise operational amplifiers with the ability to operate on supplies ranging from +2.7V ( $\pm 1.35V$ ) to +36V ( $\pm 18V$ ). These devices are available in micro-packages and offer low offset, drift, and bandwidth with low quiescent current. The single, dual, and quad versions all have identical specifications for maximum design flexibility.

Unlike most op amps, which are specified at only one supply voltage, the OPAx171 family is specified from +2.7V to +36V. Input signals beyond the supply rails do not cause phase reversal. The OPAx171 family is stable with capacitive loads up to 300pF. The input can operate 100mV below the negative rail and within 2V of the top rail during normal operation. Note that these devices can operate with full rail-to-rail input 100mV beyond the top rail, but with reduced performance within 2V of the top rail.

The OPAx171 series of op amps are specified from  $-40^{\circ}$ C to  $+125^{\circ}$ C.

#### Package Footprint Comparison (to Scale)



Smallest Packaging for 36V Op Amps

#### SBOS516B-SEPTEMBER 2010-REVISED NOVEMBER 2010



OPA171 OPA2171 OPA4171

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION <sup>(1)</sup>								
PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY			
	SOTEE2	DDI	DAD	OPA171AIDRLT	Tape and Reel, 250			
	501553	DKL	DAP	OPA171AIDRLR	Tape and Reel, 4000			
004171	SOT22 5		0811	OPA171AIDBVT	Tape and Reel, 250			
UPAT/1	50123-5	DBV	0501	OPA171AIDBVR	Tape and Reel, 3000			
	<u> </u>	D	0171 0	OPA171AID	Rail, 75			
	50-8	D	UTTA	OPA171AIDR	Tape and Reel, 2500			
		DCU	0000	OPA2171AIDCUT	Tape and Reel, 250			
0040171	V350P-0	DCU	OPOC	OPA2171AIDCUR	Tape and Reel, 3000			
UPA2171	SO 9	D	0171 4	OPA2171AID	Rail, 75			
	50-8	D	2171A	OPA2171AIDR	Tape and Reel, 2500			
	60.44	P		OPA42171AID	Rail, 50			
0044474	50-14	D	OPA4171A	OPA42171AIDR	Tape and Reel, 2500			
0PA4171				OPA42171AIPW	Rail, 90			
	1350P-14	FVV	0PA4171A	OPA42171AIPWR	Tape and Reel, 2000			

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

		OPAx171	UNIT
Supply voltage		±20	V
Signal input terminals	Voltage	(V–) – 0.5 to (V+) + 0.5	V
	Current	±10	mA
Output short circuit <sup>(2)</sup>		Continuous	
Operating temperature		-55 to +150	°C
Storage temperature		-65 to +150	°C
Junction temperature		+150	°C
ESD ratings:	Human body model (HBM)	4	kV
	Charged device model (CDM)	750	V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Short-circuit to ground, one amplifier per package.

OPA171 OPA2171 OPA4171 SBOS516B-SEPTEMBER 2010-REVISED NOVEMBER 2010

#### THERMAL INFORMATION

		OPA171AID	OPA171AIDBV	OPA171AIDBV (IC # 5240)	OPA171AIDRL	
	THERMAL METRIC <sup>(1)</sup>	D	DBV	DBV (SOT23)	DRL	UNITS
		8 PINS	5 PINS	5 PINS	5 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	149.5	245.8	277.3	208.1	
$\theta_{\text{JC(top)}}$	Junction-to-case(top) thermal resistance	97.9	133.9	193.3	0.1	
$\theta_{JB}$	Junction-to-board thermal resistance	87.7	83.6	121.2	42.4	°C/W
ΨJT	Junction-to-top characterization parameter	35.5	18.2	51.8	0.5	°C/w
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	89.5	83.1	109.5	42.2	
$\theta_{\text{JC(bottom)}}$	Junction-to-case(bottom) thermal resistance	n/a	n/a	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

#### **THERMAL INFORMATION**

	<i>a</i>	OPA2171AIDCU (IC # 5241) OPA2171AI		OPA4171AID	OPA4171AIPW	
	THERMAL METRIC <sup>(1)</sup>	DCU (VSSOP)	D	D	PW	UNITS
		8 PINS	8 PINS	14 PINS	14 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	175.2	134.3	93.2	106.9	
$\theta_{\text{JC(top)}}$	Junction-to-case(top) thermal resistance	74.9	72.1	51.8	24.4	
$\theta_{JB}$	Junction-to-board thermal resistance	22.2	60.6	49.4	59.3	00 M/
ΨJT	Junction-to-top characterization parameter	1.6	18.2	13.5	0.6	°C/W
Ψјв	Junction-to-board characterization parameter	22.8	53.8	42.2	54.3	
$\theta_{\text{JC(bottom)}}$	Junction-to-case(bottom) thermal resistance	n/a	n/a	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

SBOS516B-SEPTEMBER 2010-REVISED NOVEMBER 2010

# **ELECTRICAL CHARACTERISTICS**

**Boldface** limits apply over the specified temperature range,  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ . At  $T_A = +25^{\circ}C$ ,  $V_S = +2.7V$  to +36V,  $V_{CM} = V_{OUT} = V_S/2$ , and  $R_{LOAD} = 10k\Omega$  connected to  $V_S/2$ , unless otherwise noted.

PARAMETER			OPA171, 0			
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE		· · · · · ·				
Input offset voltage	V <sub>OS</sub>			0.25	±1.8	mV
Over temperature				0.3	±2	mV
Drift	dV <sub>os</sub> /dT			0.3	±2	µV/°C
vs power supply	PSRR	V <sub>S</sub> = +4V to +36V		1	±3	μ٧/٧
Channel separation, dc		dc		5		μV/V
INPUT BIAS CURRENT						
Input bias current	I <sub>B</sub>			±8	±15	pА
Over temperature					±3.5	nA
Input offset current	I <sub>OS</sub>			±4		pА
Over temperature					±3.5	nA
NOISE						
Input voltage noise		f = 0.1Hz to 10Hz		3		μV <sub>PP</sub>
		f = 100Hz		25		nV/√Hz
Input voltage noise density	e <sub>n</sub>	f = 1kHz		14		nV/√Hz
INPUT VOLTAGE						
Common-mode voltage range <sup>(1)</sup>	V <sub>CM</sub>		(V–) – 0.1V		(V+) – 2V	V
		$V_{S} = \pm 2V, (V-) - 0.1V < V_{CM} < (V+) - 2V$	90	104		dB
Common-mode rejection ratio	CMRR	$V_{S} = \pm 18V$ , (V–) – 0.1V < $V_{CM}$ < (V+) – 2V	104	120		dB
INPUT IMPEDANCE		· · · · · · · · · · · · · · · · · · ·				
Differential				100    3		MΩ    pF
Common-mode				6    3		10 <sup>12</sup> Ω    pF
OPEN-LOOP GAIN						
Open-loop voltage gain	A <sub>OL</sub>	V <sub>S</sub> = +4V to +36V, (V–) + 0.35V < V <sub>O</sub> < (V+) – 0.35V	110	130		dB
FREQUENCY RESPONSE						
Gain bandwidth product	GBP			3.0		MHz
Slew rate	SR	G = +1		1.5		V/µs
		To 0.1%, V <sub>S</sub> = ±18V, G = +1, 10V step		6		μs
Settling time	t <sub>S</sub>	To 0.01% (12 bit), V <sub>S</sub> = ±18V, G = +1, 10V step		10		μs
Overload recovery time		$V_{IN} \times Gain > V_S$		2		μs
Total harmonic distortion + noise	THD+N	$G = +1$ , $f = 1$ kHz, $V_O = 3V_{RMS}$		0.0002		%
OUTPUT						
Voltage output swing from rail	vo	$R_L = 10k\Omega, A_{OL} \ge 110dB$	(V–) + 0.35		(V+) – 0.35	v
Short-circuit current	I <sub>SC</sub>			+25/-35		mA
Capacitive load drive	$C_{LOAD}$		See Typi	cal Characteri	stics	pF
Open-loop output resistance	R <sub>O</sub>	$f = 1MHz, I_O = 0A$		150		Ω
POWER SUPPLY						
Specified voltage range	Vs		+2.7		+36	V
Quiescent current per amplifier	Ι <sub>Q</sub>	I <sub>O</sub> = 0A		475	595	μA
Over temperature		I <sub>0</sub> = 0A			650	μA
TEMPERATURE						
Specified range			-40		+125	°C
Operating range			-55		+150	°C

(1) The input range can be extended beyond (V+) – 2V up to V+. See the *Typical Characteristics* and *Application Information* sections for additional information.

OPA2171 OPA4171 SBOS516B – SEPTEMBER 2010 – REVISED NOVEMBER 2010

**OPA171** 

#### **PIN CONFIGURATIONS**



(1) No internal connection.

# **TYPICAL CHARACTERISTICS**

# TABLE OF GRAPHS

### **Table 1. Characteristic Performance Measurements**

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Temperature	Figure 3
Offset Voltage vs Common-Mode Voltage	Figure 4
Offset Voltage vs Common-Mode Voltage (Upper Stage)	Figure 5
Offset Voltage vs Power Supply	Figure 6
I <sub>B</sub> and I <sub>OS</sub> vs Common-Mode Voltage	Figure 7
Input Bias Current vs Temperature	Figure 8
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 9
CMRR and PSRR vs Frequency (Referred-to Input)	Figure 10
CMRR vs Temperature	Figure 11
PSRR vs Temperature	Figure 12
0.1Hz to 10Hz Noise	Figure 13
Input Voltage Noise Spectral Density vs Frequency	Figure 14
THD+N Ratio vs Frequency	Figure 15
THD+N vs Output Amplitude	Figure 16
Quiescent Current vs Temperature	Figure 17
Quiescent Current vs Supply Voltage	Figure 18
Open-Loop Gain and Phase vs Frequency	Figure 19
Closed-Loop Gain vs Frequency	Figure 20
Open-Loop Gain vs Temperature	Figure 21
Open-Loop Output Impedance vs Frequency	Figure 22
Small-Signal Overshoot vs Capacitive Load (100mV Output Step)	Figure 23, Figure 24
No Phase Reversal	Figure 25
Positive Overload Recovery	Figure 26
Negative Overload Recovery	Figure 27
Small-Signal Step Response (100mV)	Figure 28, Figure 29
Large-Signal Step Response	Figure 30, Figure 31
Large-Signal Settling Time (10V Positive Step)	Figure 32
Large-Signal Settling Time (10V Negative Step)	Figure 33
Short-Circuit Current vs Temperature	Figure 34
Maximum Output Voltage vs Frequency	Figure 35
Channel Separation vs Frequency	Figure 36

OPA2171 OPA4171 SBOS516B – SEPTEMBER 2010 – REVISED NOVEMBER 2010

**OPA171** 

### **TYPICAL CHARACTERISTICS**

 $V_S = \pm 18V$ ,  $V_{CM} = V_S/2$ ,  $R_{LOAD} = 10k\Omega$  connected to  $V_S/2$ , and  $C_L = 100pF$ , unless otherwise noted.

#### OFFSET VOLTAGE PRODUCTION DISTRIBUTION



#### Figure 1.





Figure 3.



#### OFFSET VOLTAGE vs COMMON-MODE VOLTAGE (Upper Stage)

# OFFSET VOLTAGE DRIFT DISTRIBUTION



Figure 2.

#### OFFSET VOLTAGE vs COMMON-MODE VOLTAGE





#### **OFFSET VOLTAGE vs POWER SUPPLY**

Figure 6.

# OPA171 OPA2171 OPA4171 SBOS516B-SEPTEMBER 2010-REVISED NOVEMBER 2010



# **TYPICAL CHARACTERISTICS (continued)**

OPA2171 OPA4171

**OPA171** 





# **TYPICAL CHARACTERISTICS (continued)**



**OPEN-LOOP GAIN vs TEMPERATURE** 



SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD (100mV Output Step)



**OPEN-LOOP OUTPUT IMPEDANCE vs FREQUENCY** 



SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD (100mV Output Step)



OPA2171 OPA4171 SBOS516B-SEPTEMBER 2010-REVISED NOVEMBER 2010

**OPA171** 



# **TYPICAL CHARACTERISTICS (continued)**

 $V_{S} = \pm 18V$ ,  $V_{CM} = V_{S}/2$ ,  $R_{LOAD} = 10k\Omega$  connected to  $V_{S}/2$ , and  $C_{L} = 100pF$ , unless otherwise noted.



#### Figure 31.



Figure 33.

MAXIMUM OUTPUT VOLTAGE vs FREQUENCY



Figure 35.











Figure 36.

### **APPLICATION INFORMATION**

The OPAx171 family of operational amplifiers provide high overall performance, making them ideal for many general-purpose applications. The excellent offset drift of only  $2\mu$ V/°C provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, and A<sub>OL</sub>. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1µF capacitors are adequate.

### **OPERATING CHARACTERISTICS**

The OPAx171 family of amplifiers is specified for operation from 2.7V to  $36V (\pm 1.35V \text{ to } \pm 18V)$ . Many of the specifications apply from  $-40^{\circ}$ C to  $+125^{\circ}$ C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics.

## GENERAL LAYOUT GUIDELINES

For best operational performance of the device, good printed circuit board (PCB) layout practices are recommended. Low-loss,  $0.1\mu$ F bypass capacitors should be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single-supply applications.

### **COMMON-MODE VOLTAGE RANGE**

The input common-mode voltage range of the OPAx171 series extends 100mV below the negative rail and within 2V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100mV beyond the top rail, but with reduced performance within 2V of the top rail. The typical performance in this range is summarized in Table 2.

## PHASE-REVERSAL PROTECTION

The OPAx171 family has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPAx171 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 37.



Figure 37. No Phase Reversal

PARAMETER	MIN	ТҮР	MAX	UNIT
Input Common-Mode Voltage	(V+) – 2		(V+) + 0.1	v
Offset voltage		7		mV
vs Temperature		12		μV/°C
Common-mode rejection		65		dB
Open-loop gain		60		dB
GBW		0.7		MHz
Slew rate		0.7		V/µs
Noise at f = 1kHz		30		nV/√Hz

#### **Table 2. Typical Performance Range**

# CAPACITIVE LOAD AND STABILITY

The dynamic characteristics of the OPAx171 have been optimized for commonly encountered operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT}$  equal to 50 $\Omega$ ) in series with the output. Figure 38 and Figure 39 illustrate graphs of small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ . Also, refer to Applications Bulletin AB-028 (*SBOA015*), available for download from the TI website for details of analysis techniques and application circuits.



Figure 38. Small-Signal Overshoot versus Capacitive Load (100mV Output Step)



Figure 39. Small-Signal Overshoot versus Capacitive Load (100mV Output Step)

# **ELECTRICAL OVERSTRESS**

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10mA as stated in the Absolute Maximum Ratings. Figure 40 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.



Figure 40. Input Current Protection

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins. The zener voltage must be selected such that the diode does not turn on during normal operation.

However, its zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

OPA171 OPA2171 OPA4171 SBOS516B – SEPTEMBER 2010 – REVISED NOVEMBER 2010

# **REVISION HISTORY**

NOTE: Page numbers for previous versions may differ from page numbers in the current version.

CI	anges from Revision A (November, 2010) to Revision B Page							
•	Changed input offset voltage specification	4						
•	Changed input offset voltage, over temperature specification	4						
•	Changed quiescent current per amplifier, over temperature specification	4						

6-Dec-2010

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
OPA171AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Request Free Samples
OPA171AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Purchase Samples
OPA171AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Request Free Samples
OPA171AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Purchase Samples
OPA171AIDRLR	PREVIEW	SOT	DRL	5	4000	TBD	Call TI	Call TI	Samples Not Available
OPA171AIDRLT	PREVIEW	SOT	DRL	5	250	TBD	Call TI	Call TI	Samples Not Available
OPA2171AID	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	Samples Not Available
OPA2171AIDCUR	PREVIEW	US8	DCU	8		TBD	Call TI	Call TI	Samples Not Available
OPA2171AIDCUT	PREVIEW	US8	DCU	8		TBD	Call TI	Call TI	Samples Not Available
OPA2171AIDR	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	Samples Not Available
OPA4171AID	PREVIEW	SOIC	D	14		TBD	Call TI	Call TI	Samples Not Available
OPA4171AIDR	PREVIEW	SOIC	D	14	2500	TBD	Call TI	Call TI	Samples Not Available
OPA4171AIPW	PREVIEW	TSSOP	PW	14		TBD	Call TI	Call TI	Samples Not Available
OPA4171AIPWR	PREVIEW	TSSOP	PW	14		TBD	Call TI	Call TI	Samples Not Available

# PACKAGE OPTION ADDENDUM

6-Dec-2010

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: Α. All linear dimensions are in millimeters.

- Β. This drawing is subject to change without notice.
- C. Body dimensions do not include mold fla D. Falls within JEDEC MO-178 Variation AA. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-187 variation CA.

DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
 D. JEDEC package registration is pending. D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153