# **ESD Protection Diode**

# Low Capacitance ESD Protection Diode for High Speed Data Line

The ESD7008 ESD protection diode is designed specifically to protect four high speed differential pairs. Ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines. The flow-through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance for the high speed lines.

#### Features

- Integrated 4 Pairs (8 Lines) High Speed Data
- Single Connect, Flow through Routing
- Low Capacitance (0.12 pF Typical, I/O to GND)
- Protection for the Following IEC Standards: IEC 61000-4-2 Level 4
- UL Flammability Rating of 94 V-0
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- This is a Pb–Free Device

#### **Typical Applications**


- V-by-One HS
- Thunderbolt (Light Peak)
- USB 3.0
- HDMI
- Display Port
- LVDS

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

| Rating   | Symbol           | Value       | Unit     |
|--|------------------|-------------|----------|
| Operating Junction Temperature Range                   | TJ               | -55 to +125 | °C       |
| Storage Temperature Range                              | T <sub>stg</sub> | -55 to +150 | °C       |
| Lead Solder Temperature –<br>Maximum (10 Seconds)      | ΤL               | 260         | °C       |
| IEC 61000-4-2 Contact (ESD)<br>IEC 61000-4-2 Air (ESD) | ESD<br>ESD       | ±15<br>±15  | kV<br>kV |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

See Application Note AND8308/D for further description of survivability specs.




(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

| Device         | Package             | Shipping              |
|----------------|---------------------|-----------------------|
| ESD7008MUTAG   | UDFN18<br>(Pb-Free) | 3000 / Tape &<br>Reel |
| SZESD7008MUTAG | UDFN18<br>(Pb-Free) | 3000 / Tape &<br>Reel |

†For information on tape and reel specifications,

including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



Note: Only Minimum of 1 GND connection required




Figure 1. Pin Schematic




Figure 2. Pin Configuration

Note: Only minimum of one pin needs to be connected to ground for functionality of all pins. All pins labeled "N/C" should have no electrical connection.

| Parameter  | Symbol           | Conditions  | Min | Тур          | Max  | Unit |
|--|------------------|---|-----|--------------|------|------|
| Reverse Working Voltage                                      | V <sub>RWM</sub> | I/O Pin to GND (Note 1)                                 |     |              | 5.0  | V    |
| Breakdown Voltage  | V <sub>BR</sub>  | I <sub>T</sub> = 1 mA, I/O Pin to GND                   | 5.5 | 6.7          |      | V    |
| Reverse Leakage Current                                      | I <sub>R</sub>   | V <sub>RWM</sub> = 5 V, I/O Pin to GND                  |     |              | 1.0  | μA   |
| Clamping Voltage (Note 1)                                    | V <sub>C</sub>   | I <sub>PP</sub> = 1 A, I/O Pin to GND (8 x 20 μs pulse) |     |              | 10   | V    |
| Clamping Voltage (Note 2)                                    | V <sub>C</sub>   | IEC61000-4-2, ±8 kV Contact                             | See | Figures 3 a  | nd 4 | V    |
| Clamping Voltage<br>TLP (Note 3)<br>See Figures 8 through 11 | V <sub>C</sub>   | I <sub>PP</sub> = ±8 A<br>I <sub>PP</sub> = ±16 A       |     | 13.2<br>18.2 |      |      |
| Junction Capacitance   | CJ               | $V_R$ = 0 V, f = 1 MHz between I/O Pins and GND         |     | 0.12         | 0.15 | pF   |
| Junction Capacitance<br>Difference                           | ΔCJ              | $V_R$ = 0 V, f = 1 MHz between I/O Pins and GND         |     | 0.02         |      | pF   |

1. Surge current waveform per Figure 7.

2. For test procedure see Figures 5 and 6 and application note AND8307/D.

ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions:  $Z_0 = 50 \ \Omega$ ,  $t_p = 100 \ ns$ ,  $t_r = 4 \ ns$ , averaging window;  $t_1 = 30 \ ns$  to  $t_2 = 60 \ ns$ . З.




Figure 3. IEC61000-4-2 +8 KV Contact **Clamping Voltage** 






Figure 4. IEC61000-4-2 -8 KV Contact **Clamping Voltage** 

#### IEC 61000-4-2 Spec.

| Level | Test Volt-<br>age (kV) | First Peak<br>Current<br>(A) | Current at<br>30 ns (A) | Current at<br>60 ns (A) |
|-------|------------------------|------------------------------|-------------------------|-------------------------|
| 1     | 2                      | 7.5                          | 4                       | 2                       |
| 2     | 4                      | 15                           | 8                       | 4                       |
| 3     | 6                      | 22.5                         | 12                      | 6                       |
| 4     | 8                      | 30                           | 16                      | 8                       |









Figure 6. Diagram of ESD Clamping Voltage Test Setup


#### The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

#### **ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger


systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.





#### Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 10. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 11 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.






Figure 10. Simplified Schematic of a Typical TLP System





Figure 11. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms



Without ESD

With ESD7008






Figure 13. USB3.0 Eye Diagram with and without ESD7008. 5.0 Gb/s, 400 mV<sub>PP</sub>




Figure 14. Thunderbolt Eye Diagram with and without ESD7008. 10 Gb/s, 400 mV<sub>PP</sub>




Figure 16. USB3.0 Layout Diagram





Figure 17. Thunderbolt Layout Diagram



NUP4114







Figure 19. V-by-One HS Layout Diagram (for LCD Panel)



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.