

NSPM3042

4.8 V Bidirectional ESD and Surge Protection Device

The NSPM3042 is designed to protect voltage sensitive components from ESD. Excellent clamping capability, low leakage, high peak pulse current handling capability and fast response time provide best in class protection on designs that are exposed to ESD. Because of its small size, it is suited for use in cellular phones, tablets, MP3 players, digital cameras and many other portable applications where board space comes at a premium.

Features

- Low Clamping Voltage
- Low Leakage
- Small Body Outline: 1.0 mm x 0.6 mm
- Protection for the following IEC Standards:
 - IEC61000–4–2 Level 4: ± 30 kV Contact Discharge
 - IEC61000–4–5 (Lightning) 43 A (8/20 μ s)
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Battery Line Protection
- Audio Line Protection
- GPIO

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
IEC 61000–4–2 (ESD) Contact Air		± 30 ± 30	kV
Operating Junction and Storage Temperature Range	T_J, T_{stg}	–65 to +150	°C
Maximum Peak Pulse Current	I_{PP}	43	A

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



**X2DFN2
CASE 714AB**

MARKING DIAGRAM



Q = Specific Device Code
M = Date Code

ORDERING INFORMATION

Device	Package	Shipping†
NSPM3042MXT5G	X2DFN2 (Pb–Free)	8000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


NSPM3042

ELECTRICAL CHARACTERISTICS

($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter
I_{PP}	Maximum Reverse Peak Pulse Current
V_C	Clamping Voltage @ I_{PP}
V_{RWM}	Working Peak Reverse Voltage
I_R	Maximum Reverse Leakage Current @ V_{RWM}
V_{BR}	Breakdown Voltage @ I_T
I_T	Test Current

*See Application Note AND8308/D for detailed explanations of datasheet parameters.



ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Reverse Working Voltage	V_{RWM}	I/O Pin to GND Pin 1 to 2 Pin 2 to 1			4.8 4.5	V
Breakdown Voltage	V_{BR}	$I_T = 1\text{ mA}$, I/O Pin to GND Pin 1 to 2 Pin 2 to 1	4.85 4.55	5.2 5.0	6.0 6.0	V
Reverse Leakage Current	I_R	$V_{RWM} = 4.8\text{ V}$, Pin 1 to Pin 2 $V_{RWM} = 4.5\text{ V}$, Pin 2 to Pin 1			0.5 0.5	μA
Clamping Voltage	V_C	IEC61000-4-2, $\pm 8\text{ kV}$ Contact	See Figures 1 & 2			V
Clamping Voltage TLP (Note 1)	V_C	$I_{PP} = 8\text{ A}$, IEC61000-4-2 Level 2 Equivalent ($\pm 4\text{ kV}$ Contact, $\pm 8\text{ kV}$ Air)		5.50		V
		$I_{PP} = 16\text{ A}$, IEC61000-4-2 Level 4 Equivalent ($\pm 8\text{ kV}$ Contact, $\pm 15\text{ kV}$ Air)		5.74		
Reverse Peak Pulse Current	I_{PP}	IEC61000-4-5 (8 x 20 μs) per Figure 14	43			A
Clamping Voltage 8x20 μs Waveform per Figure 14 (Note 2)	V_C	$I_{PP} = 1\text{ A}$ $I_{PP} = 43\text{ A}$		4.9 7.4	6.2 8.0	V
Dynamic Resistance	R_{DYN}	100 ns TLP Pulse		0.03		Ω
Junction Capacitance	C_J	$V_R = 0\text{ V}$, $f = 1\text{ MHz}$		80	200	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model.

TLP conditions: $Z_0 = 50\ \Omega$, $t_p = 100\text{ ns}$, $t_r = 1\text{ ns}$, averaging window: $t_1 = 70\text{ ns}$ to $t_2 = 90\text{ ns}$.

2. Non-repetitive current pulse at $T_A = 25^\circ\text{C}$, per IEC61000-4-5 waveform.

TYPICAL CHARACTERISTICS




Figure 1. ESD Clamping Voltage
Positive 8 kV Contact per IEC61000-4-2




Figure 2. ESD Clamping Voltage
Negative 8 kV Contact per IEC61000-4-2




Figure 3. Positive TLP I-V Curve




Figure 4. Negative TLP I-V Curve




Figure 5. Positive Clamping Voltage vs. Peak
Pulse Current ($t_p = 8/20 \mu s$)




Figure 6. Negative Clamping Voltage vs. Peak
Pulse Current ($t_p = 8/20 \mu s$)

NSPM3042

TYPICAL CHARACTERISTICS




Figure 7. Breakdown Voltage




Figure 8. Reverse Leakage Current




Figure 9. Line Capacitance, $f = 1$ MHz

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 10. TLP I–V curves of ESD protection devices accurately demonstrate the product’s ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 11 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. For more information on TLP measurements and how to interpret them please refer to AND9007/D.




Figure 10. Simplified Schematic of a Typical TLP System




Figure 11. Comparison Between 8 kV IEC 61000–4–2 and 8 A and 16 A TLP Waveforms

IEC 61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 12. IEC61000-4-2 Spec




Figure 13. Diagram of ESD Test Setup

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage

at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 14. 8 X 20 μs Pulse Waveform

MECHANICAL CASE OUTLINE


PACKAGE DIMENSIONS



SCALE 8:1

X2DFN2 1.0x0.6, 0.65P
CASE 714AB
ISSUE B


DATE 21 NOV 2017



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. EXPOSED COPPER ALLOWED AS SHOWN.


DIM	MILLIMETERS		
	MIN	NOM	MAX
A	0.34	0.37	0.40
A1	---	0.03	0.05
b	0.45	0.50	0.55
D	0.95	1.00	1.05
E	0.55	0.60	0.65
e	0.65 BSC		
L	0.20	0.25	0.30

GENERIC MARKING DIAGRAM*



XX = Specific Device Code
M = Date Code

RECOMMENDED SOLDER FOOTPRINT*



DIMENSIONS: MILLIMETERS

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.