# **4.8 V Bidirectional ESD and Surge Protection Device**

The NSPM3042 is designed to protect voltage sensitive components from ESD. Excellent clamping capability, low leakage, high peak pulse current handling capability and fast response time provide best in class protection on designs that are exposed to ESD. Because of its small size, it is suited for use in cellular phones, tablets, MP3 players, digital cameras and many other portable applications where board space comes at a premium.

### Features

- Low Clamping Voltage
- Low Leakage
- Small Body Outline: 1.0 mm x 0.6 mm
- Protection for the following IEC Standards: IEC61000-4-2 Level 4: ±30 kV Contact Discharge IEC61000-4-5 (Lightning) 43 A (8/20 μs)
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

# **Typical Applications**

- Battery Line Protection
- Audio Line Protection
- GPIO

## MAXIMUM RATINGS

Rating		Symbol	Value	Unit
IEC 61000-4-2 (ESD)	Contact Air		±30 ±30	kV
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C
Maximum Peak Pulse Current		I <sub>PP</sub>	43	А

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



CASE 714AB

Q = Specific Device Code

M = Date Code

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NSPM3042MXT5G	X2DFN2 (Pb–Free)	8000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **ELECTRICAL CHARACTERISTICS**

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$ 

Symbol	Parameter
I <sub>PP</sub>	Maximum Reverse Peak Pulse Current
V <sub>C</sub>	Clamping Voltage @ IPP
V <sub>RWM</sub>	Working Peak Reverse Voltage
I <sub>R</sub>	Maximum Reverse Leakage Current @ V <sub>RWM</sub>
V <sub>BR</sub>	Breakdown Voltage @ I <sub>T</sub>
Ι <sub>Τ</sub>	Test Current



\*See Application Note AND8308/D for detailed explanations of datasheet parameters.

## **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Conditions		Min	Тур	Max	Unit
Reverse Working Voltage	V <sub>RWM</sub>	I/O Pin to GND	Pin 1 to 2 Pin 2 to 1			4.8 4.5	V
Breakdown Voltage	V <sub>BR</sub>	$I_T = 1 \text{ mA}, I/O \text{ Pin to GND}$	Pin 1 to 2 Pin 2 to 1	4.85 4.55	5.2 5.0	6.0 6.0	V
Reverse Leakage Current	۱ <sub>R</sub>	$V_{RWM}$ = 4.8 V, Pin 1 to Pin 2 $V_{RWM}$ = 4.5 V, Pin 2 to Pin 1				0.5 0.5	μΑ
Clamping Voltage	V <sub>C</sub>	IEC61000-4-2, ±8 kV Contact		See Figures 1 & 2		& 2	V
Clamping Voltage TLP (Note 1)	V <sub>C</sub>	$I_{PP}$ = 8 A, IEC61000–4–2 Level 2 Equivalent (±4 kV Contact, ± 8 kV Air)			5.50		V
		I <sub>PP</sub> = 16 A, IEC61000–4–2 Level 4 E (±8 kV Contact, ± 15 kV Air)	quivalent		5.74		
Reverse Peak Pulse Current	I <sub>PP</sub>	IEC61000–4–5 (8 x 20 μs) per Figure 14		43			А
Clamping Voltage 8x20 µs Waveform per Figure 14 (Note 2)	V <sub>C</sub>	I <sub>PP</sub> = 1 A I <sub>PP</sub> = 43 A			4.9 7.4	6.2 8.0	V
Dynamic Resistance	R <sub>DYN</sub>	100 ns TLP Pulse			0.03		Ω
Junction Capacitance	CJ	V <sub>R</sub> = 0 V, f = 1 MHz			80	200	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product Product parametric performance is indicated in the Electrical Characteristics for the instead test conditions, unless performance may not be indicated by the Electrical Characteristics if operated under different conditions.
ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: Z<sub>0</sub> = 50 Ω, t<sub>p</sub> = 100 ns, t<sub>r</sub> = 1 ns, averaging window: t<sub>1</sub> = 70 ns to t<sub>2</sub> = 90 ns.
Non-repetitive current pulse at T<sub>A</sub> = 25°C, per IEC61000–4–5 waveform.







#### **TYPICAL CHARACTERISTICS**



Figure 8. Reverse Leakage Current



Figure 9. Line Capacitance, f = 1 MHz

## Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 10. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 11 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. For more information on TLP measurements and how to interpret them please refer to AND9007/D.



Figure 10. Simplified Schematic of a Typical TLP System



Figure 11. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms

#### IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8



Figure 12. IEC61000-4-2 Spec



Figure 13. Diagram of ESD Test Setup

#### **ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.



Figure 14. 8 X 20 µs Pulse Waveform

6



X2DFN2 1.0x0.6, 0.65P CASE 714AB

ISSUE B

#### DATE 21 NOV 2017



**BOTTOM VIEW** 



XX = Specific Device Code M = Date Code

RECOMMENDED SOLDER FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.