# SGM8253-2Q
# 6MHz, High Voltage, High Precision, Low Noise, Rail-to-Rail I/O, Automotive Operational Amplifier

## GENERAL DESCRIPTION

The SGM8253-2Q is a dual, low noise, high precision and high voltage operational amplifier for automotive applications. The device can operate from 4.5V to 36V single supply. It provides rail-to-rail input and output operation.

The SGM8253-2Q offers a low offset voltage of ±30μV (MAX) and a low bias current. The combination of characteristics makes it a good choice for temperature measurements, pressure and position sensors, strain gauge amplifiers and medical instrumentation, or any other 4.5V to 36V applications requiring precision, long-term stability and low drifting.

The device is AEC-Q100 qualified (Automotive Electronics Council (AEC) standard Q100 Grade 1) and it is suitable for automotive applications.

The SGM8253-2Q is available in Green SOIC-8 and MSOP-8 packages. It is rated over the -40℃ to +125℃ temperature range.

## FEATURES

- **AEC-Q100 Qualified for Automotive Applications**
  **Device Temperature Grade 1**
  **$T_A$ = -40℃ to +125℃**
- **Low Offset Voltage: ±30μV (MAX)**
- **0.1Hz to 10Hz Noise: 0.2$\mu V_{P-P}$**
- **Input Voltage Noise Density: 10.5nV/$\sqrt{Hz}$ at 1kHz**
- **Open-Loop Voltage Gain: 160dB (TYP)**
- **CMRR:**
  - **146dB (TYP)**
  - **55dB (TYP) at 1MHz**
- **PSRR: 146dB (TYP)**
- **Gain-Bandwidth Product: 6MHz**
- **Slew Rate: 14V/μs**
- **Overload Recovery Time: 0.65μs**
- **Rail-to-Rail Input and Output**
- **Supply Voltage Range: 4.5V to 36V**
- **Low Quiescent Current: 2.4mA (TYP)**
- **Available in Green SOIC-8 and MSOP-8 Packages**

## APPLICATIONS

Automotive Applications
Pressure Sensors
Temperature Measurements
Precision Current Sensing
Electronic Scales
Strain Gauge Amplifiers
Thermocouple Amplifiers
Medical Instrumentation

# PACKAGE/ORDERING INFORMATION

| MODEL | PACKAGE DESCRIPTION | SPECIFIED TEMPERATURE RANGE | ORDERING NUMBER | PACKAGE TOP MARKING | PACKING OPTION |
|---|---|---|---|---|---|
| SGM8253-2Q | SOIC-8 | -40℃ to +125℃ | SGM8253-2QS8G/TR | 0QQS8<br>XXXXX | Tape and Reel, 4000 |
| | MSOP-8 | -40℃ to +125℃ | SGM8253-2QMS8G/TR | 0QRMS8<br>XXXXX | Tape and Reel, 4000 |

## MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.




Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $+V_S$ to $-V_S$ ..... 40V
Common Mode Voltage Range
..... $(-V_S)$ - 0.3V to $(+V_S)$ + 0.3V
Differential Input Voltage Range ..... $-V_S$ to $+V_S$
Package Thermal Resistance
SOIC-8, $\theta_{JA}$ ..... 116.3℃/W
SOIC-8, $\theta_{JB}$ ..... 65.3℃/W
SOIC-8, $\theta_{JC}$ ..... 54.3℃/W
MSOP-8, $\theta_{JA}$ ..... 132.3℃/W
MSOP-8, $\theta_{JB}$ ..... 75℃/W
MSOP-8, $\theta_{JC}$ ..... 43.8℃/W
Junction Temperature ..... +150℃
Storage Temperature Range ..... -65℃ to +150℃
Lead Temperature (Soldering, 10s) ..... +260℃
ESD Susceptibility (1) (2)
HBM ..... ±6000V
CDM ..... ±1000V

NOTES:
1. For human body model (HBM), all pins comply with AEC-Q100-002 specification.
2. For charged device model (CDM), all pins comply with AEC-Q100-011 specification.

## RECOMMENDED OPERATING CONDITIONS

Operating Voltage Range ..... 4.5V to 36V
Operating Temperature Range ..... -40℃ to +125℃

## OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

## ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

## DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

# PIN CONFIGURATIONS

**(TOP VIEW)**




**SOIC-8/MSOP-8**

## ELECTRICAL CHARACTERISTICS

($V_S$ = ±2.5V to ±18V, $V_{CM}$ = 0V and $R_L$ = 10kΩ connected to 0V, Full = -40℃ to +125℃, typical values are at $T_A$ = +25℃, unless otherwise noted.)

| PARAMETER | CONDITIONS | TEMP | MIN | TYP | MAX | UNITS |
|---|---|---|---|---|---|---|
| **Input Characteristics** | | | | | | |
| Input Offset Voltage ($V_{OS}$) | | +25℃ | | ±2 | ±18 | μV |
| | | Full | | | ±30 | |
| Input Offset Voltage Drift ($\Delta V_{OS}/\Delta T$) | | Full | | ±37 | | nV/℃ |
| Input Bias Current ($I_B$) | | +25℃ | | ±200 | ±400 | pA |
| | | Full | | | ±6 | nA |
| Input Offset Current ($I_{OS}$) | | +25℃ | | ±250 | ±1400 | pA |
| | | Full | | | ±3 | nA |
| Input Common Mode Voltage Range ($V_{CM}$) | | Full | ($-V_S$) - 0.1 | | ($+V_S$) + 0.1 | V |
| Common Mode Rejection Ratio (1) (CMRR) | $V_S$ = 5V, $V_{CM}$ = ($-V_S$) - 0.1V to ($+V_S$) + 0.1V | +25℃ | 108 | 126 | | dB |
| | | Full | 104 | | | |
| | $V_S$ = 5V, $V_{CM}$ = ($-V_S$) - 0.1V to ($+V_S$) - 3V | +25℃ | 110 | 140 | | |
| | | Full | 106 | | | |
| | $V_S$ = 36V, $V_{CM}$ = ($-V_S$) - 0.1V to ($+V_S$) + 0.1V | +25℃ | 122 | 146 | | |
| | | Full | 118 | | | |
| | $V_S$ = 36V, $V_{CM}$ = ($-V_S$) - 0.1V to ($+V_S$) - 3V | +25℃ | 126 | 160 | | |
| | | Full | 120 | | | |
| Open-Loop Voltage Gain ($A_{OL}$) | $V_S$ = ±2.25V, $V_{OUT}$ = ±2V | +25℃ | 122 | 160 | | dB |
| | | Full | 118 | | | |
| | $V_S$ = ±18V, $V_{OUT}$ = ±17.5V | +25℃ | 126 | 160 | | |
| | | Full | 120 | | | |
| **Output Characteristics** | | | | | | |
| Output Voltage Swing from Rail ($V_{OUT}$) | $V_S$ = ±2.25V | +25℃ | | 10 | 18 | mV |
| | | Full | | | 25 | |
| | $V_S$ = ±18V | +25℃ | | 70 | 100 | |
| | | Full | | | 135 | |
| Output Short-Circuit Current ($I_{SC}$) | $V_S$ = ±2.25V | +25℃ | ±30 | ±40 | | mA |
| | | Full | ±22 | | | |
| | $V_S$ = ±18V | +25℃ | ±35 | ±50 | | |
| | | Full | ±20 | | | |
| **Power Supply** | | | | | | |
| Operating Voltage Range ($V_S$) | | Full | 4.5 | | 36 | V |
| Quiescent Current ($I_Q$) | $I_{OUT}$ = 0A | +25℃ | | 2.4 | 3.1 | mA |
| | | Full | | | 3.3 | |
| Power Supply Rejection Ratio (1) (PSRR) | $V_S$ = 4.5V to 36V | +25℃ | 126 | 146 | | dB |
| | | Full | 120 | | | |

NOTE 1: PSRR and CMRR are affected by the matching between external gain-setting resistor ratios.

## ELECTRICAL CHARACTERISTICS (continued)

($V_S$ = ±2.5V to ±18V, $V_{CM}$ = 0V and $R_L$ = 10kΩ connected to 0V, Full = -40℃ to +125℃, typical values are at $T_A$ = +25℃, unless otherwise noted.)

| PARAMETER | CONDITIONS | TEMP | MIN | TYP | MAX | UNITS |
|---|---|---|---|---|---|---|
| **Dynamic Performance** | | | | | | |
| Gain-Bandwidth Product (GBP) | G = +100, $C_L$ = 10pF | +25℃ | | 12 | | MHz |
| | G = +1, $C_L$ = 10pF | +25℃ | | 6 | | |
| Phase Margin ($\varphi_O$) | $C_L$ = 10pF | +25℃ | | 65 | | ° |
| Slew Rate (SR) | $V_S$ = ±18V, $V_{IN}$ = 10V step, G = +1 | +25℃ | | 14 | | V/μs |
| Common Mode Rejection Ratio (CMRR) | f = 1MHz | +25℃ | | 55 | | dB |
| Power Supply Rejection Ratio (PSRR) | f = 1MHz | +25℃ | | 15 | | dB |
| Settling Time to 0.1% ($t_S$) | $V_{IN}$ = 1V step, G = +1 | +25℃ | | 8.5 | | μs |
| Overload Recovery Time | $V_{IN}$ × G > $V_S$ | +25℃ | | 0.65 | | μs |
| Total Harmonic Distortion + Noise (THD+N) | $V_{IN}$ = 2$V_{P-P}$, G = +1, f = 1kHz | +25℃ | | 0.0002 | | % |
| **Noise** | | | | | | |
| Input Voltage Noise | f = 0.1Hz to 10Hz | +25℃ | | 0.2 | | $\mu V_{P-P}$ |
| Input Voltage Noise Density ($e_n$) | f = 0.1kHz | +25℃ | | 10.5 | | nV/$\sqrt{Hz}$ |
| | f = 1kHz | +25℃ | | 10.5 | | |
| | f = 10kHz | +25℃ | | 10.5 | | |

## TYPICAL PERFORMANCE CHARACTERISTICS

At $T_A$ = +25℃, $V_S$ = ±18V, unless otherwise noted.

Quiescent Current vs. Temperature




Quiescent Current vs. Supply Voltage




Output Short-Circuit Current vs. Supply Voltage




Open-Loop Gain and Phase vs. Frequency




CMRR vs. Frequency




PSRR vs. Frequency



## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At $T_A$ = +25℃, $V_S$ = ±18V, unless otherwise noted.

Input Voltage Noise Density vs. Frequency




0.1Hz to 10Hz Input Voltage Noise




Small-Signal Step Response




Large-Signal Step Response




Input Offset Voltage Production Distribution




Quiescent Current Production Distribution



# APPLICATION INFORMATION

## Rail-to-Rail Input

When SGM8253-2Q works at the power supply between 4.5V and 36V, the input common mode voltage range is from ($-V_S$) - 0.1V to ($+V_S$) + 0.1V. In Figure 1, the ESD diodes between the inputs and the power supply rails will clamp the input voltage so that it does not exceed the rails.




**Figure 1. Input Equivalent Circuit**

## Rail-to-Rail Output

The SGM8253-2Q supports rail-to-rail output operation. In single power supply application, for example, when $+V_S$ = 36V, $-V_S$ = GND, 10kΩ load resistor is tied from OUT pin to ground, the typical output swing range is from 0V to 35.93V.

## Driving Capacitive Loads

The SGM8253-2Q is unity-gain stable with heavy capacitive load. If greater capacitive load must be driven in application, the circuit in Figure 2 can be used. In this circuit, the IR drop voltage generated by $R_{ISO}$ is compensated by feedback loop.




**Figure 2. Circuit to Drive Heavy Capacitive Load**

## Power Supply Decoupling and Layout

A clean and low noise power supply is very important in amplifier circuit design. Besides of input signal noise, the power supply is one of important source of noise to the amplifier through $+V_S$ and $-V_S$ pins. Power supply bypassing is an effective method to clear up the noise at power supply, and the low impedance path to ground of decoupling capacitor will bypass the noise to GND. In application, 10μF ceramic capacitor paralleled with 0.1μF or 0.01μF ceramic capacitor is used in Figure 3. The ceramic capacitors should be placed as close as possible to $+V_S$ and $-V_S$ power supply pins.




**Figure 3. Amplifier Power Supply Bypassing**

## Grounding

In low speed application, one node grounding technique is the simplest and most effective method to eliminate the noise generated by grounding. In high speed application, the general method to eliminate noise is to use a complete ground plane technique, and the whole ground plane will help distribute heat and reduce EMI noise pickup.

## Reduce Input-to-Output Coupling

To reduce the input-to-output coupling, the input traces must be placed as far away from the power supply or output traces as possible. The sensitive trace must not be placed in parallel with the noisy trace in the same layer. They must be placed perpendicularly in different layers to reduce the crosstalk. These PCB layout techniques will help to reduce unwanted positive feedback and noise.

# APPLICATION INFORMATION (continued)

## Typical Application Circuits

### Difference Amplifier

The circuit in Figure 4 is a design example of classical difference amplifier. If $R_4/R_3 = R_2/R_1$, then $V_{OUT} = (V_P - V_N) \times R_2/R_1 + V_{REF}$.




**Figure 4. Difference Amplifier**

### High Input Impedance Difference Amplifier

The circuit in Figure 5 is a design example of high input impedance difference amplifier. The added amplifiers at the input are used to increase the input impedance and eliminate drawback of low input impedance in Figure 4.




**Figure 5. High Input Impedance Difference Amplifier**

### Active Low-Pass Filter

The circuit in Figure 6 is a design example of active low-pass filter, the DC gain is equal to $-R_2/R_1$ and the -3dB corner frequency is equal to $1/(2\pi R_2 C)$. In this design, the filter bandwidth must be less than the bandwidth of the amplifier, and the resistor values must be selected as low as possible to reduce ringing or oscillation generated by the parasitic parameters in PCB layout.




**Figure 6. Active Low-Pass Filter**

# REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Original (APRIL 2025) to REV.A | Page |
|---|---|
| Changed from product preview to production data | All |

# PACKAGE OUTLINE DIMENSIONS

## SOIC-8







**RECOMMENDED LAND PATTERN** (Unit: mm)







| Symbol | Dimensions In Millimeters | | Dimensions In Inches | |
|---|---|---|---|---|
| | MIN | MAX | MIN | MAX |
| A | 1.350 | 1.750 | 0.053 | 0.069 |
| A1 | 0.100 | 0.250 | 0.004 | 0.010 |
| A2 | 1.350 | 1.550 | 0.053 | 0.061 |
| b | 0.330 | 0.510 | 0.013 | 0.020 |
| c | 0.170 | 0.250 | 0.006 | 0.010 |
| D | 4.700 | 5.100 | 0.185 | 0.200 |
| E | 3.800 | 4.000 | 0.150 | 0.157 |
| E1 | 5.800 | 6.200 | 0.228 | 0.244 |
| e | 1.27 BSC | | 0.050 BSC | |
| L | 0.400 | 1.270 | 0.016 | 0.050 |
| θ | 0° | 8° | 0° | 8° |

NOTES:
1. Body dimensions do not include mode flash or protrusion.
2. This drawing is subject to change without notice.

# PACKAGE OUTLINE DIMENSIONS

## MSOP-8







**RECOMMENDED LAND PATTERN** (Unit: mm)







| Symbol | Dimensions In Millimeters | | |
|---|---|---|---|
| | MIN | NOM | MAX |
| A | - | - | 1.100 |
| A1 | 0.000 | - | 0.150 |
| A2 | 0.750 | - | 0.950 |
| b | 0.220 | - | 0.380 |
| c | 0.080 | - | 0.230 |
| D | 2.800 | - | 3.200 |
| E | 2.800 | - | 3.200 |
| E1 | 4.650 | - | 5.150 |
| e | 0.650 BSC | | |
| L | 0.400 | - | 0.800 |
| H | 0.250 TYP | | |
| θ | 0° | - | 8° |
| ccc | 0.100 | | |

NOTES:
1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MO-187.

# TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF TAPE AND REEL

| Package Type | Reel Diameter | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P0 (mm) | P1 (mm) | P2 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|
| SOIC-8 | 13″ | 12.4 | 6.40 | 5.40 | 2.10 | 4.0 | 8.0 | 2.0 | 12.0 | Q1 |
| MSOP-8 | 13″ | 12.4 | 5.20 | 3.30 | 1.50 | 4.0 | 8.0 | 2.0 | 12.0 | Q1 |

DD0001

## CARTON BOX DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF CARTON BOX

| Reel Type | Length (mm) | Width (mm) | Height (mm) | Pizza/Carton |
|---|---|---|---|---|
| 13″ | 386 | 280 | 370 | 5 |

DD0002