TLC555 LinCMOS™ Technology Timer

1 Features

- · Very low power consumption:
 - 1-mW typical at $V_{DD} = 5 \text{ V}$
- · Capable of operation in astable mode
- · CMOS output capable of swinging rail to rail
- High output current capability
 - Sink: 100-mA typical
- Source: 10-mA typical
- Output fully compatible with CMOS, TTL, and MOS
- Low supply current reduces spikes during output transitions
- Single-supply operation from 2 V to 15 V
- Functionally interchangeable with the NE555; has same pinout
- ESD protection exceeds 1000 V per ANSI/ESDA/ JEDEC JS-001
- Available in Q-temp automotive
 - High-reliability automotive applications
 - Configuration control and print support
 - Qualification to automotive standards

2 Applications

- · Precision timing
- · Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator

3 Description


The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS™ technology. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Because of a high input impedance, this device supports smaller timing capacitors than those supported by the NE555 or LM555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power-supply voltage.

Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs must be tied to an appropriate logic level to prevent false triggering.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)
	SOIC (8)	4.9 mm × 6.0 mm
TLC555C	PDIP (8)	9.81 mm × 9.43 mm
TLC555C	SOP (8)	6.2 mm × 7.8 mm
	TSSOP (14)	5.0 mm × 6.4 mm
TLC555I	SOIC (8)	4.9 mm × 6.0 mm
1203331	PDIP (8)	9.81 mm × 9.43 mm
TLC555M	LCCC (20)	8.89 mm × 8.89 mm
I LOJJJIVI	CDIP (8)	9.6 mm × 9.0 mm
TLC555Q	SOIC (8)	4.9 mm × 6.0 mm

- (1) For more information, see Section 10.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic

Table of Contents

1 Features1	6.2 Functional Block Diagram	12
2 Applications1		
3 Description1		16
4 Pin Configuration and Functions3	7 Application and Implementation	17
5 Specifications4	7.1 Application Information	17
5.1 Absolute Maximum Ratings4		
5.2 ESD Ratings4	7.3 Power Supply Recommendations	23
5.3 Recommended Operating Conditions4	7.4 Layout	23
5.4 Thermal Information5	8 Device and Documentation Support	24
5.5 Electrical Characteristics: V _{DD} = 2 V for	8.1 Receiving Notification of Documentation Updates	24
TLC555C, V _{DD} = 3 V for TLC555I5	8.2 Support Resources	24
5.6 Electrical Characteristics: V _{DD} = 5 V6	8.3 Trademarks	24
5.7 Electrical Characteristics: V _{DD} = 15 V	8.4 Electrostatic Discharge Caution	24
5.8 Timing Characteristics	8.5 Glossary	24
5.9 Typical Characteristics10	9 Revision History	24
6 Detailed Description12	10 Mechanical, Packaging, and Orderable	
6.1 Overview12		25

4 Pin Configuration and Functions




Figure 4-1. D, P, PS, and JG Packages, 8-Pin SOIC, PDIP, SOP, and CDIP (Top View)

Table 4-1. Pin Functions: D, P, PS, and JG Packages

PIN		TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
CONT	5	Input	Controls comparator thresholds. Outputs 2/3 V _{DD} and allows bypass capacitor connection.
DISCH	7	Output	Open collector output to discharge timing capacitor.
GND	1	_	Ground.
NC	_	_	No internal connection.
OUT	3	Output	High current timer output signal.
RESET	4	Input	Active low reset input forces output and discharge low.
THRES	6	Input	End of timing input. THRES > CONT sets output low and discharge low.
TRIG	2	Input	Start of timing input. TRIG < 1/2 CONT sets output high and discharge open.
V_{DD}	8	_	Power-supply voltage.



Figure 4-2. PW Package, 14-Pin TSSOP (Top View)

Figure 4-3. FK Package, 20-Pin LCCC (Top View)

Table 4-2. Pin Functions: PW and FK

	PIN				
NAME	N	0.	TYPE	DESCRIPTION	
NAME	PW (TSSOP)	FK (LCCC)			
CONT	8	12	Input	Controls comparator thresholds. Outputs 2/3 V _{DD} and allows bypass capacitor connection.	
DISCH	12	17	Output	Output Open-collector output to discharge timing capacitor.	
GND	1	2	_	— Ground.	
NC	2, 4, 6, 9, 11, 13	1, 3, 4, 6, 8, 9, 11, 13, 14, 16, 18, 19	_	No internal connection.	
OUT	5	7	Output	High current timer output signal.	
RESET	7	10	Input	Active low reset input forces output and discharge low.	
THRES	10	15	Input	End of timing input. THRES > CONT sets output low and discharge low.	
TRIG	3	5	Input	Start of timing input. TRIG < 1/2 CONT sets output high and discharge open.	
V _{DD}	14	20	_	Power-supply voltage.	

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
		Supply, V _{DD} ⁽²⁾	-0.3	18	
	Voltage	Input, any input	-0.3	V_{DD}	V
		Discharge	-0.3	18	
	Current	Sink, discharge or output		150	mA
		Source, output, I _O		15	ША
		C-suffix	0	70	
 	Operating temperature	I-suffix	-40	85	°C
T _A	Operating temperature	Q-suffix	-40	125	C
		M-suffix	-55	125	
	Case temperature, for 60 seconds	FK package	-65	150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to network GND.

5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	
V _(ESD)	Electrostatic discharge ⁽³⁾	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V
	3	Machine model (MM)	±200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) See Section 7.2.5 for application guidance on protecting the device against ESD.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
		TLC555C	2	15	
V _{DD} Supply voltage	Supply voltage	TLC555I	3	15	V
V DD	V _{DD} Supply voltage	TLC555M	5	15	v
		TLC555Q	5	15	
		TLC555C	0	70	
т.	Operating free air temperature	TLC555I	-40	85	°C
I A	Operating free-air temperature	TLC555M	-55	125	C
		TLC555Q	-40	125	

5.4 Thermal Information

		TLC555						
	THERMAL METRIC ⁽¹⁾		FK (LCCC)	JG (CDIP)	P (PDIP)	PS (SOP)	PW (TSSOP)	UNIT
			20 PINS	8 PINS	8 PINS	8 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	138.9	N/A	120	93.1	120	135	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	78.8	37	81	82.5	72	61	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	87.9	36	110	69.6	69	77	°C/W
ΨЈТ	Junction-to-top characterization parameter	23.2	N/A	45	52.0	32	12	°C/W
ΨЈВ	Junction-to-board characterization parameter	86.9	N/A	103	69.2	68	77	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	4.3	31	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics: V_{DD} = 2 V for TLC555C, V_{DD} = 3 V for TLC555I

	PARAMETER	TEST CON	IDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT	
		0500	TLC555C	0.95	1.33	1.65		
.,	Thus also also as the sec	25°C	TLC555I	1.6		2.4	V	
V _{IT}	Threshold voltage	F	TLC555C	0.85		1.75	V	
		Full range	TLC555I	1.5		2.5		
		25°C	TLC555C		10			
1	Threshold current	25 C	TLC555I		10		pА	
I _{IT}	Threshold current	Max	TLC555C		75		þА	
		IVIAX	TLC555I		150			
		25°C	TLC555C	0.4	0.67	0.95		
V	Trigger voltage	25 6	TLC555I	0.71	1	1.29	V	
V _{I(TRIG)}	rrigger voltage	Full rongs	TLC555C	0.3		1.05	V	
		Full range	TLC555I	0.61		1.39		
	Trigger current		25°C	TLC555C		10		
		25 0	TLC555I		10		pА	
I _{I(TRIG)}		Max	TLC555C	75		pΑ		
		IVIAX	TLC555I		150			
		25°C	TLC555C	0.4	1.1	1.5		
V.,	Reset voltage	25 C	TLC555I	0.4	1.1	1.5	V	
V _{I(RESET)}	Reset voltage	Full range	TLC555C	0.3		2	V	
		Full range	TLC555I	0.3		1.8		
	Control voltage (open-circuit) as a	Max	TLC555C		66.7%			
	percentage of supply voltage	IVIAX	TLC555I		66.7%			
		I _{OL} = 1 mA, 25°C	TLC555C		0.03	0.2		
	Discharge switch on-stage	10L - 1 IIIA, 25 C	TLC555I		0.03	0.2	V	
	voltage	I _{OL} = 1 mA, Full range	TLC555C			0.25	V	
	I _{OL} = 1 mA, Full ran	IOL - I IIIA, I uli lalige	TLC555I			0.375		
		T T	TLC555C		0.1		nA	
	25°C	23 6	TLC555I		0.1			
	Discharge switch off-stage current	Mov	TLC555C		0.5		пА	
		Max	TLC555I		120			

5.5 Electrical Characteristics: V_{DD} = 2 V for TLC555C, V_{DD} = 3 V for TLC555I (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	IDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT	
		1 - 200 ·· A 25°C	TLC555C	1.5	1.9			
V	Lligh level subjet valtage	I _{OH} = -300 μA, 25°C	TLC555I	2.5	2.85		V	
V _{OH}	High-level output voltage	I _{OH} = -300 μA,	TLC555C	1.5			V	
		Full range	TLC555I	2.5				
		1 - 1 m A 25°C	TLC555C		0.07	0.3		
.,	Law lavel autaut valtage	I _{OL} = 1 mA, 25°C	TLC555I		0.07	0.3	V	
V_{OL}	Low-level output voltage	L = 1 mA Full range	TLC555C			0.35	V	
		I _{OL} = 1 mA, Full range	TLC555I			0.4		
		25°C	TLC555C			250		
	Supply current ⁽²⁾	25 C	TLC555I			250		
I _{DD}	Supply current	Full range	TLC555C			400	μA	
		Full range	TLC555I			500		
C	Power dissipation capacitance ⁽³⁾	25°C	TLC555C		80			
C _{PD}	(4)	25 0	TLC555I		90		pF	

- (1) Full range is 0°C to 70°C the for TLC555C, and –40°C to +85°C for the TLC555I. For conditions shown as MAX, use the appropriate value specified in the Section 5.3.
- (2) These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.
- (3) C_{PD} is used to determine the dynamic power consumption.
- (4) $P_D = V_{DD}^2 f_o (C_{PD} + C_L)$ where $f_o =$ output frequency, $C_L =$ output load capacitance, $V_{DD} =$ supply voltage.

5.6 Electrical Characteristics: $V_{DD} = 5 V$

	PARAMETER	TEST	CONDITIONS(1)	MIN	TYP	MAX	UNIT
V	Threshold voltage	25°C	TLC555C, TLC555I, TLC555M, TLC555Q	2.8	3.3	3.8	V
V _{IT}	Tillesiloid voltage	Full range	TLC555C, TLC555I, TLC555M, TLC555Q	2.7		3.9	V
		25°C	TLC555C, TLC555I, TLC555M, TLC555Q		10		
IIT	Threshold current		TLC555C		75		pA
		Max	TLC555I		150		
			TLC555M, TLC555Q		5000		
V	Trimman valtage	25°C	TLC555C, TLC555I, TLC555M, TLC555Q	1.36	1.66	1.96	V
V _{I(TRIG)}	Trigger voltage	Full range	TLC555C, TLC555I, TLC555M, TLC555Q	1.26		2.06	V
		25°C	TLC555C, TLC555I, TLC555M, TLC555Q		10		
I _{I(TRIG)}	Trigger current		TLC555C		75		pА
		Max	TLC555I		150		
			TLC555M, TLC555Q		5000		
Cı	Trigger, threshold capacitance (each pin)	25°C	TLC555C, TLC555I, TLC555M, TLC555Q		2.1		pF
V	Reset voltage	25°C	TLC555C, TLC555I, TLC555M, TLC555Q	0.4	1.1	1.5	V
V _{I(RESET)}	Reset voltage	Full range	TLC555C, TLC555I, TLC555M, TLC555Q	0.3		1.8	V

5.6 Electrical Characteristics: V_{DD} = 5 V (continued)

	PARAMETER	TEST CO	NDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
		25°C, V _{RESET} = 0 V	TLC555C, TLC555I, TLC555M, TLC555Q		5.9		μΑ
I _{I(RESET)}	Reset current	25°C, V _{RESET} = V _{DD}	TLC555C, TLC555I, TLC555M, TLC555Q		10		
·I(RESET)			TLC555C		75		pА
		Max, V _{RESET} = V _{DD}	TLC555I		150		
			TLC555M, TLC555Q		5000		
	Control voltage (open circuit) as a percentage of supply voltage	Max	TLC555C, TLC555I, TLC555M, TLC555Q		66.7%		
	Discharge switch on-stage	I _{OL} = 10 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q		0.14	0.5	V
	voltage	I _{OL} = 10 mA, Full range	TLC555C, TLC555I, TLC555M, TLC555Q			0.6	V
		25°C	TLC555C, TLC555I, TLC555M, TLC555Q		0.1		
	Discharge switch off-stage current		TLC555C		0.5		nA
		Max	TLC555I		120		
			TLC555M, TLC555Q		120		
.,	High-level output voltage	I _{OH} = -1 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q	4.1	4.8		V
V _{OH}		I _{OH} = -1 mA, Full range	TLC555C, TLC555I, TLC555M, TLC555Q	4.1			V
	Low-level output voltage	I _{OL} = 8 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q		0.21	0.4	
V _{OL}			TLC555C			0.5	V
		I _{OL} = 8 mA, Full range	TLC555I			0.5	
		Ü	TLC555M, TLC555Q			0.6	
		I _{OL} = 5 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q		0.13	0.3	
			TLC555C			0.4	
		I _{OL} = 5 mA, Full range	TLC555I			0.4	
V _{OL}	Low-level output voltage		TLC555M, TLC555Q			0.45	V
V OL	Low-level output voltage	I _{OL} = 3.2 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q		0.08	0.3	V
			TLC555C			0.35	
		I _{OL} = 3.2 mA, Full range	TLC555I		·	0.35	
			TLC555M, TLC555Q			0.4	
			TLC555C, TLC555I, TLC555M, TLC555Q		180	350	μА
I _{DD}	Supply current ⁽²⁾		TLC555C			500	
		Full range	TLC555I			600	
			TLC555M, TLC555Q			700	
C _{PD}	Power dissipation capacitance ⁽³⁾	25°C	TLC555C, TLC555I, TLC555M, TLC555Q		115		pF

⁽¹⁾ Full range is 0°C to 70°C the for TLC555C, -40°C to 85°C for the TLC555I, -40°C to 125°C for the TLC555Q, and -55°C to 125°C for the TLC555M. For conditions shown as MAX, use the appropriate value specified in the Section 5.3 table.

⁽²⁾ These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

⁽³⁾ C_{PD} is used to determine the dynamic power consumption.

⁽⁴⁾ $P_D = V_{DD}^2 f_o (C_{PD} + C_L)$ where $f_o =$ output frequency, $C_L =$ output load capacitance, $V_{DD} =$ supply voltage.

5.7 Electrical Characteristics: V_{DD} = 15 V

	PARAMETER	TEST CO	NDITIONS ⁽¹⁾	MIN	MIN TYP MAX			
V _{IT}	Threshold voltage	25°C	TLC555C, TLC555I, TLC555M, TLC555Q	9.45	10	10.55	V	
VIT	Tilleshold voltage	Full range	TLC555C, TLC555I, TLC555M, TLC555Q	9.35		10.65	V	
		25°C	TLC555C, TLC555I, TLC555M, TLC555Q		10			
IT	Threshold current		TLC555C		75		pА	
		Max	TLC555I		150			
			TLC555M, TLC555Q		5000			
√ _{I(TRIG)}	Trigger voltage	25°C	TLC555C, TLC555I, TLC555M, TLC555Q	4.65	5	5.35	V	
'I(TRIG)	Trigger voltage	Full range	TLC555C, TLC555I, TLC555M, TLC555Q	4.55		5.45	,	
		25°C	TLC555C, TLC555I, TLC555M, TLC555Q		10			
I(TRIG)	Trigger current		TLC555C		75		pА	
,		Max	TLC555I		150			
			TLC555M, TLC555Q		5000			
Cı	Trigger, threshold capacitance (each pin)	25°C	TLC555C, TLC555I, TLC555M, TLC555Q		1.8		pF	
.,	Desetveltere	25°C	TLC555C, TLC555I, TLC555M, TLC555Q	0.4	1.1	1.5	V	
V _{I(RESET)}	Reset voltage	Full range	TLC555C, TLC555I, TLC555M, TLC555Q	0.3		1.8	V	
		25°C, V _{RESET} = 0 V	TLC555C, TLC555I, TLC555M, TLC555Q		17.8		μA	
	Reset current	25°C, V _{RESET} = V _{DD}	TLC555C, TLC555I, TLC555M, TLC555Q		10			
I(RESET)	Trooper durione	Max, V _{RESET} = V _{DD}	TLC555C		75		pА	
			TLC555I		150			
			TLC555M, TLC555Q		5000			
	Control voltage (open circuit) as a percentage of supply voltage	Max	TLC555C, TLC555I, TLC555M, TLC555Q		66.7%			
	Discharge switch on-stage	I _{OL} = 100 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q		0.77	1.7	V	
	voltage	I _{OL} = 100 mA, Full range	TLC555C, TLC555I, TLC555M, TLC555Q			1.8	V	
		25°C	TLC555C, TLC555I, TLC555M, TLC555Q		0.1			
	Discharge switch off-stage current		TLC555C		0.5		nA	
		Max	TLC555I		120			
			TLC555M, TLC555Q		120			
		I _{OH} = -10 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q	12.5	14.2			
		I _{OH} = -10 mA, Full range	TLC555C, TLC555I, TLC555M, TLC555Q	12.5				
.,	High lavel autout th	I _{OH} = -5 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q	13.5	14.6		pF V μA pA	
V _{OH}	High-level output voltage	I _{OH} = –5 mA, Full range	TLC555C, TLC555I, TLC555M, TLC555Q	13.5			V	
		I _{OH} = -1 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q	14.2	14.9			
		I _{OH} = –1 mA, Full range	TLC555C, TLC555I, TLC555M, TLC555Q	14.2				

5.7 Electrical Characteristics: V_{DD} = 15 V (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT	
		I _{OL} = 100 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q		1.28	3.2		
			TLC555C			3.6		
		I _{OL} = 100 mA, Full range	TLC555I			3.7		
			TLC555M, TLC555Q			3.8		
		I _{OL} = 50 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q		0.63	1		
V _{OL}	Low-level output voltage		TLC555C			1.3	V	
		I _{OL} = 50 mA, Full range	TLC555I			1.4		
		T dir rango	TLC555M, TLC555Q			1.5		
		I _{OL} = 10 mA, 25°C	TLC555C, TLC555I, TLC555M, TLC555Q		0.12	0.3		
			TLC555C			0.4		
		I _{OL} = 10 mA, Full range	TLC555I			0.4		
			TLC555M, TLC555Q			0.45		
		25°C	TLC555C, TLC555I, TLC555M, TLC555Q		360	600		
I _{DD}	Supply current ⁽²⁾		TLC555C			800	μA	
_		Full range	TLC555I			900		
			TLC555M, TLC555Q			1000		
C _{PD}	Power dissipation capacitance ⁽³⁾ (4)	25°C	TLC555C, TLC555I, TLC555M, TLC555Q		140		pF	

- (1) Full range is 0°C to 70°C for TLC555C, -40°C to 85°C for TLC555I, -40°C to 125°C for the TLC555Q, and -55°C to 125°C for TLC555M. For conditions shown as MAX, use the appropriate value specified in the Section 5.3 table.
- These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.
- (3) C_{PD} is used to determine the dynamic power consumption.
 (4) P_D = V_{DD} ² f_o (C_{PD} + C_L) where f_o = output frequency, C_L = output load capacitance, V_{DD} = supply voltage.


5.8 Timing Characteristics

 V_{DD} = 5 V, T_A = 25°C (unless otherwise noted). Characteristic values are specified by design, characterization, or both.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Supply voltage sensitivity of timing interval	$V_{DD} = 5 \text{ V to } 15 \text{ V, } C_T = 0.1 \mu\text{F}$ $R_A = R_B = 1 \text{ k}\Omega \text{ to } 100 \text{ k}\Omega \text{ (1)}$		0.1	0.5	%/V
t _r	Output pulse rise time	$R_L = 10 \text{ M}\Omega, C_L = 10 \text{ pF}$		20	75	ns
t _f	Output pulse fall time	$R_L = 10 \text{ M}\Omega, C_L = 10 \text{ pF}$		15	60	ns
f _{max}	Maximum frequency in a-stable mode	$R_A = 470 \Omega$, $C_T = 200 pF R_B = 200 \Omega$ ⁽¹⁾	1.2	2.1		MHz

(1) R_A, R_B, and C_T are as defined in Figure 6-5.

5.9 Typical Characteristics




5.9 Typical Characteristics (continued)



6 Detailed Description

6.1 Overview


The TLC555 is a precision timing device used for general-purpose timing applications up to 2.1 MHz. All inputs are level sensitive, not edge-triggered inputs.



Pin numbers are for all packages except PW and FK. RESET overrides TRIG, which overrides THRES (when CONT pin is $2/3 V_{DD}$). The resistance of R resistors vary with V_{DD} and temperature. The resistors match each other very well across V_{DD} and temperature for a temperature-stable control-voltage ratio.

Figure 6-1. Simplified Schematic

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Monostable Operation

For monostable operation, Figure 6-2 shows how any of these timers can be connected. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the internal latch; the output goes high, and discharge pin (DISCH) becomes open drain. Capacitor C then is charged through R_A until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the internal latch, the output goes low, the discharge pin goes low, which quickly discharges capacitor C.






Figure 6-2. Circuit for Monostable Operation

Monostable operation is initiated when TRIG voltage is less than the trigger threshold. If initiated, the sequence ends only if TRIG is high for at least 1 μ s before the end of the timing interval. When the trigger is grounded, the comparator storage time can be as long as 1 μ s, which limits the minimum monostable pulse duration to 1 μ s. The output pulse duration is approximately $t_w = 1.1 \times R_A C$. Figure 6-4 is a plot of the time constant for various values of R_A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V_{DD} . The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval.

Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges capacitor C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not asserted low, RESET must be connected to V_{DD} . If the RESET function is required and the pin is driven by external logic or a microcontroller, use a pullup resistor to V_{DD} (such as 10 k Ω) to prevent the RESET pin from floating. If the RESET function is not required, short the RESET pin directly to the V_{DD} pin.

In monostable applications, set the trip point of the trigger input by a voltage applied to CONT. An input voltage between 10% and 80% of the supply voltage, from a resistor divider with at least 500-µA bias, provides good results.






gure 0-4. Output Fuise Duration vs Capacitance

6.3.2 Astable Operation

As shown in Figure 6-5, adding a second resistor, R_B , to the circuit of Figure 6-2 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C charges through R_A and R_B and then discharges through R_B only. Therefore, the duty cycle is controlled by the values of R_A and R_B .

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ($\approx 0.67 \times V_{CC}$) and the trigger-voltage level ($\approx 0.33 \times V_{CC}$). As in the monostable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage.



Decouple CONT voltage to ground with a capacitor to improve operation. Reevaluate for individual applications.

Time – 0.5 ms/div $R_A = 5 \text{ k}\Omega$ $R_B = 3 \text{ k}\Omega$ $C = 0.15 \text{ }\mu\text{F}$ See Figure 6-5

Figure 6-5. Circuit for Astable Operation

Figure 6-6. Typical Astable Waveforms

Figure 6-6 shows typical waveforms generated during astable operation. The output high-level duration t_H and low-level duration t_L for frequencies below 100 kHz can be calculated as follows:

$$t_{H} = 0.693(R_{A} + R_{B})C$$
 (1)

$$t_{L} = 0.693(R_{B})C \tag{2}$$

Other useful relationships are shown below:

period =
$$t_H + t_L = 0.693 (R_A + 2R_B)C$$
 (3)

frequency
$$\approx \frac{1.44}{(R_A + 2R_B)C}$$
 (4)

Output driver duty cycle =
$$\frac{t_L}{t_H + t_L} = \frac{R_B}{R_A + 2R_B}$$
 (5)

Output waveform duty cycle =
$$\frac{t_H}{t_H + t_L} = 1 - \frac{R_B}{R_A + 2R_B}$$
 (6)

Low-to-high ratio =
$$\frac{t_L}{t_H} = \frac{R_B}{R_A + R_B}$$
 (7)

Equation 1 to Equation 7 do not account for any propagation delay times from the TRIG and THRES inputs to DISCH output. These delay times add directly to the period and overcharge the capacitor, which creates differences between calculated and actual values that increase with frequency. In addition, the internal on-state resistance r_{on} during discharge adds to R_B to provide another source of timing error in the calculation when R_B is very low. The following equations provide better agreement with measured values. The formulas in Equation 8 represent the actual low and high times when used at higher frequencies (beyond 100 kHz) because propagation delay and discharge on resistance is added to the formulas. The value of C_T includes both the nominal or deliberate timing capacitance, as well as parasitic capacitance on the PCB. Decoupling capacitance on CONT also affects the duty cycle, with an error contribution that depends on the capacitor leakage resistance. For additional discussion, see the *Design low-duty-cycle timer circuits* article.

$$t_{c(H)} = C_{T} (R_{A} + R_{B}) \ln \left[3 - \exp \left(\frac{-t_{PLH}}{C_{T}(R_{B} + r_{on})} \right) \right] + t_{PHL}$$

$$t_{c(L)} = C_{T} (R_{B} + r_{on}) \ln \left[3 - \exp \left(\frac{-t_{PHL}}{C_{T}(R_{A} + R_{B})} \right) \right] + t_{PLH}$$
(8)

These equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number or function. The limit values of the logarithmic terms must be between $\ln(2)$ at low frequencies, and $\ln(3)$ at extremely high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic terms can be substituted with good results. Output waveform duty cycles less than 50% require that $t_{c(H)}$ / $t_{c(L)}$ < 1 and possibly that $R_A \leq r_{on}$. These conditions can be difficult to obtain. Figure 6-8 shows the nominal free-running frequency associated with various combinations of C_T and $R_A + 2 \times R_B$.




Figure 6-7. Trigger and Threshold Voltage Waveform




Figure 6-8. Nominal Free-Running Frequency vs Timing Capacitance Resistance = $R_A + 2 \times R_B$

6.3.3 Frequency Divider

By adjusting the length of the timing cycle, the basic circuit of Figure 6-2 can be made to operate as a frequency divider. Figure 6-9 shows a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle.




Figure 6-9. Divide-by-Three Circuit Waveforms

6.4 Device Functional Modes

Table 6-1 shows the device truth table. For a valid reset voltage condition, use an external pullup resistor to V_{DD} (if using the RESET functionality), or short the RESET pin directly to V_{DD} (if the RESET functionality is not used).

THRESHOLD **DISCHARGE SWITCH** RESET VOLTAGE(1) TRIGGER VOLTAGE(1) OUTPUT VOLTAGE(1) < MIN Irrelevant Irrelevant L > MAX < MIN Irrelevant(2) Н Off > MAX > MAX > MAX L On > MAX > MAX < MIN As previously established

Table 6-1. Function Table

- (1) For conditions shown as MIN or MAX, use the appropriate value specified under Section 5.6.
- (2) CONT pin open or 2/3 V_{DD} .

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TLC555 timer device uses resistor and capacitor charging delay to provide a programmable time delay or operating frequency. *Section 7.2* presents a simplified discussion of the design process. Reset mode forces output and discharge low and provides a small reduction in supply current.

7.2 Typical Applications

7.2.1 Missing-Pulse Detector

The circuit shown in Figure 7-1 can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is re-triggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure 7-2.




Figure 7-1. Circuit for Missing-Pulse Detector

7.2.1.1 Design Requirements

Input fault (missing pulses) must be input high. An input stuck low cannot be detected because the timing capacitor (C) remains discharged.

7.2.1.2 Detailed Design Procedure

Choose R_A and C so that $R_A \times C > [maximum normal input high time].$

7.2.1.3 Application Curve





Figure 7-2. Timing Waveforms for Missing-Pulse Detector

7.2.2 Pulse-Width Modulation

To modify timer operation, apply an external voltage (or current) to CONT to modulate the internal threshold and trigger voltages. Figure 7-3 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 7-4 shows the resulting duty cycle versus control voltage transfer function. Attempting to run under 10% duty cycle can result in inconsistent output pulses. Attempting to run close to 100% duty cycle results in frequency division by 2, then 3, then 4.



A. The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, consider the effects of modulation source voltage and impedance on the bias of the timer.

Figure 7-3. Circuit for Pulse-Width Modulation

7.2.2.1 Design Requirements

The clock input must have V_{OL} and V_{OH} levels that are less than and greater than 1/3 V_{DD} , respectively. Clock input V_{OL} time must be less than minimum output high time; therefore, a high (positive) duty cycle clock is recommended. Minimum recommended modulation voltage is 1 V. Lower CONT voltage can greatly increase threshold comparator propagation delay and storage time. The application must be tolerant of a nonlinear transfer function; the relationship between modulation input and pulse width is not linear because the capacitor charge is RC-based with an negative exponential curve.

7.2.2.2 Detailed Design Procedure

Choose R_A and C so that $R_A \times C$ is same or less than clock input period. Figure 7-4 shows the non linear relationship between control voltage and output duty cycle. Duty cycle is function of control voltage and clock period relative to RC time constant.

7.2.2.3 Application Curve





Figure 7-4. Pulse-Width-Modulation vs Control Voltage Clock Duty Cycle 98%, V_{DD} = 5 V

7.2.3 Pulse-Position Modulation

As shown in Figure 7-5, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and thereby the time delay of a free-running oscillator. Figure 7-6 and Figure 7-7 shows the output frequency and duty cycle versus control voltage.



A. The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, consider the effects of modulation source voltage and impedance on the bias of the timer.

 $R_A = 3 \text{ k}\Omega$ $R_B = 309 \text{ k}\Omega$ C = 1 nF

Figure 7-5. Circuit for Pulse-Position Modulation


7.2.3.1 Design Requirements

Both dc- and ac-coupled modulation input changes the upper and lower voltage thresholds for the timing capacitor. Both frequency and duty cycle vary with the modulation voltage. Control voltage less than 1 V can result in output glitches instead of a steady-output pulse stream

7.2.3.2 Detailed Design Procedure


The nominal output frequency and duty cycle for control voltage set to 2/3 of V_{DD} can be determined using formulas in Section 6.3.2 section.

7.2.3.3 Application Curves



7.2.4 Sequential Timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 7-8 shows a sequencer circuit with possible applications in many systems, and Figure 7-9 shows the output waveforms.



S closes momentarily at t = 0.

Figure 7-8. Sequential Timer Circuit


7.2.4.1 Design Requirements

The sequential-timer application chains together multiple monostable timers. The joining components are the $33-k\Omega$ resistors and $0.001-\mu F$ capacitors. The output high-to-low edge passes a $10-\mu s$ start pulse to the next monostable. A diode is required to prevent overvoltage on the trigger input when on the previous output low-to-high edge.

7.2.4.2 Detailed Design Procedure

The timing resistors and capacitors can be chosen using this formula: $t_w = 1.1 \times R \times C$.

7.2.4.3 Application Curve



See Figure 7-8

Figure 7-9. Sequential Timer Waveforms

7.2.5 Designing for Improved ESD Performance

The TLC555 internal HBM and CDM protection allows for safe assembly in ESD-controlled environments. In applications that expose the pins of the TLC555 to ESD, additional protection is highly recommended. The following test board schematic has bypass capacitors, current-limiting resistors, and voltage-clamping TVS diodes to provide additional protection for commonly exposed pins (Reset, Trig, and Output) against ESD.




Figure 7-10. ESD Test Schematic

The following table gives the ESD protection levels recorded for different supply voltages and external components populated. Using only passive components to protect the TLC555 with a single 15-V supply is not recommended because the higher voltage allows for an unacceptable amount of current to flow through the device.

	145.0 1 11 202 1001 11004110	
SUPPLY VOLTAGE	ONLY PASSIVE COMPONENTS POPULATED D1D7 NOT POPULATED(1)	ALL COMPONENTS POPULATED (1)
5 V	8 kV	12 kV
15 V	Not recommended	12 kV

Table 7-1. ESD Test Results

⁽¹⁾ Sample results. Results can vary with populated components, board layout, and samples used.

7.3 Power Supply Recommendations

The TLC555 requires a voltage supply greater than or equal to 2 V, 3 V, or 5 V based the coldest ambient temperature supported and a supply voltage less than or equal to 15 V. Adequate power supply bypassing is necessary to protect associated circuitry and provide stable output pulses. Minimum recommended is $0.1-\mu F$ ceramic in parallel with $1-\mu F$ electrolytic. Place the bypass capacitors as close as possible to the TLC555 and minimize the trace length.

7.4 Layout

7.4.1 Layout Guidelines

Standard PCB rules apply to routing the TLC555. The $0.1-\mu F$ ceramic capacitor in parallel with a $1-\mu F$ electrolytic capacitor must be as close as possible to the TLC555. The capacitor used for the time delay must also be placed as close to the discharge pin. A ground plane on the bottom layer can be used to provide better noise immunity and signal integrity.

Figure 7-11 is the basic layout for various applications.

- C1—based on time delay calculations
- C2—0.01-µF bypass capacitor for control voltage pin
- C3—0.1-µF bypass ceramic capacitor
- C4—1-µF electrolytic bypass capacitor
- R1—based on time-delay calculations

7.4.2 Layout Example




Figure 7-11. Layout Example

8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

LinCMOS[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (July 2019) to Revision J (November 2023) **Page** Changed ESD protection specification from 2000 V per MIL-STD-883C, method 3015.2, to 1000 V per ANSI/ Changed Device Information table to Package Information, and changed Body Size (Nom) to Package Size, Added ESD Ratings table and HBM, CDM, and MM specifications......4 Changed thermal resistance and characterization parameter values for SOIC and PDIP packages in *Thermal* • Changed reset current (I_{RESET}) test conditions to $V_{RESET} = V_{DD}$, in *Electrical Characteristics:* $V_{DD} = 5 V$ and Added new reset current (I_{RESET}) typical specification, for test condition $V_{RESET} = 0 \text{ V}$, to *Electrical* Changed supply current (I_{DD}) typical value from 170 μA to 180 μA in *Electrical Characteristics:* V_{DD} = 5 V6 Changed title of Operating Characteristics section to Timing Characteristics and clarified that values are Deleted Initial error of timing interval specification in *Timing Characteristics*9 Changed Figure 5-3, Supply Current vs Supply Voltage, to add "Unit 1" to title, and deleted 0°C and Added guidance for RESET pin pullup resistance and CONT pin voltage range to Monostable Operation ... 12 Added clarity regarding nominal operating frequency and parasitic terms in Astable Operation14

•	Deleted Figure 17, Equivalent Schematic, and added guidance concerning the RESET pin in Device	
	Functional Modes	16
C	hanges from Revision H (August 2016) to Revision I (July 2019)	Page
•	Added MIN value for input voltage in Absolute Maximum Ratings	4
•	Added discharge pin in Absolute Maximum Ratings	
•	Changed MIN supply voltage based on part number in Recommended Operating Conditions	4
•	Added power dissipation capacitance TYP value in <i>Electrical Characteristics:</i> V_{DD} = 2 V for $TLC555C$, 3 V for $TLC555I$	
	Added trigger, threshold capacitance TYP value in <i>Electrical Characteristics:</i> $V_{DD} = 5 \text{ V}$	
	Changed V_{OH} test condition current to -1 mA in <i>Electrical Characteristics</i> : $V_{DD} = 5 V$	
	Added power dissipation capacitance TYP value in <i>Electrical Characteristics:</i> $V_{DD} = 5 V$	
	Added trigger, threshold capacitance TYP value in <i>Electrical Characteristics:</i> $V_{DD} = 15 \text{ V}$	
	Added power dissipation capacitance TYP value in <i>Electrical Characteristics:</i> $V_{DD} = 15 \text{ V}$	
	Added Operating Characteristics to the Specifications section	
•	Added Supply Current vs Supply Voltage chart to the <i>Typical Characteristics</i> section	
•	Added Control Impedance vs Temperature chart to the <i>Typical Characteristics</i> section	
•	Added Output Low Resistance vs Temperature chart to the <i>Typical Characteristics</i> section	
•	Added Output High Resistance vs Temperature chart to the <i>Typical Characteristics</i> section	
•	Added Propagation Delay vs Control Voltage chart, V _{DD} = 2 V to the <i>Typical Characteristics</i> section	10
•	Added Propagation Delay vs Control Voltage chart, V _{DD} = 5 V to the <i>Typical Characteristics</i> section	10
•	Changed trigger high hold time to 1 µs in Monostable Operation	12
•	Changed minimum monostable pulse width to 1 µs in Monostable Operation	12
•	Changed Output Pulse Duration vs Capacitance chart scale down to 0.001 ms in Monostable Operation	n <mark>12</mark>
•	Added more astable frequency formulas to the Astable Operation section	14
•	Changed scale on Free-Running Frequency vs Timing Capacitance chart up to 2 MHz in the Astable	
	Operation section	
•	Added CONT pin table note to the Table 6-1, Function Table in the Device Functional Modes	
•	Changed the application curve chart in the <i>Pulse-Width Modulation</i> section	
•	Changed the application curve charts in the <i>Pulse-Position Modulation</i> section	
•	Added clamping diodes to Sequential Timer Circuit in the Sequential Timer section	
_	Added Designing for Improved ESD Performance section to the Application Information section	22
C	hanges from Revision G (November 2008) to Revision H (August 2016)	Page
•	Added Feature Description section, Device Functional Modes, Application and Implementation section	
	Power Supply Recommendations section, Layout section, Device and Documentation Support section	
	Mechanical, Packaging, and Orderable Information section	
•	Changed values in the <i>Thermal Information</i> table to align with JEDEC standards	
•	Deleted Dissipation Ratings table	<mark>5</mark>

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-89503012A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 89503012A TLC555MFKB
5962-8950301PA	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8950301PA TLC555M
TLC555CDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL555C
TLC555CDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL555C
TLC555CP	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	TLC555CP
TLC555CP.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	TLC555CP
TLC555CPS	Active	Production	SO (PS) 8	80 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	P555
TLC555CPS.A	Active	Production	SO (PS) 8	80 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	P555
TLC555CPSR	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	P555
TLC555CPSR.A	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	P555
TLC555CPW	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	P555
TLC555CPW.A	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	P555
TLC555CPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	P555
TLC555CPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	P555
TLC555ID	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	TL555I
TLC555IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL555I
TLC555IDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL555I
TLC555IP	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	TLC555IP
TLC555IP.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	TLC555IP
TLC555MFKB	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 89503012A TLC555MFKB
TLC555MFKB.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 89503012A TLC555MFKB
TLC555MJG	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	TLC555MJG
TLC555MJG.A	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	TLC555MJG

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLC555MJGB	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8950301PA TLC555M
TLC555MJGB.A	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8950301PA TLC555M
TLC555QDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL555Q
TLC555QDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL555Q
TLC555QDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	TL555Q
TLC555QDRG4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL555Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

29-May-2025

OTHER QUALIFIED VERSIONS OF TLC555, TLC555M:

• Catalog : TLC555

• Automotive : TLC555-Q1, TLC555-Q1


Military : TLC555M


NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications


TAPE AND REEL INFORMATION






A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC555CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC555CPSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.5	12.0	16.0	Q1
TLC555CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC555IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC555QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1




*All dimensions are nominal

Device	Device Package Type		Pins	rins SPQ Length		Width (mm)	Height (mm)
TLC555CDR	SOIC	D	8	2500	353.0	353.0	32.0
TLC555CPSR	SO	PS	8	2000	367.0	367.0	38.0
TLC555CPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
TLC555IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLC555QDR	SOIC	D	8	2500	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

23-May-2025


TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-89503012A	FK	LCCC	20	55	506.98	12.06	2030	NA
TLC555CP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC555CP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC555CP.A	Р	PDIP	8	50	506	13.97	11230	4.32
TLC555CP.A	Р	PDIP	8	50	506	13.97	11230	4.32
TLC555CPS	PS	SOP	8	80	530	10.5	4000	4.1
TLC555CPS.A	PS	SOP	8	80	530	10.5	4000	4.1
TLC555CPW	PW	TSSOP	14	90	530	10.2	3600	3.5
TLC555CPW.A	PW	TSSOP	14	90	530	10.2	3600	3.5
TLC555IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC555IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC555IP.A	Р	PDIP	8	50	506	13.97	11230	4.32
TLC555IP.A	Р	PDIP	8	50	506	13.97	11230	4.32
TLC555MFKB	FK	LCCC	20	55	506.98	12.06	2030	NA
TLC555MFKB.A	FK	LCCC	20	55	506.98	12.06	2030	NA

CERAMIC DUAL IN-LINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This package can be hermetically sealed with a ceramic lid using glass frit.

- 4. Index point is provided on cap for terminal identification.
 5. Falls within MIL STD 1835 GDIP1-T8


CERAMIC DUAL IN-LINE PACKAGE



8.89 x 8.89, 1.27 mm pitch


LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE PACKAGE



NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.