TPS7A6x-Q1 300-mA, 40-V Low-Dropout Regulator With 25-µA Quiescent Current


1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: –40°C to 125°C, T_A
 - Junction Temperature: –40°C to 150°C, T_{.1}
- Low dropout voltage:
 - 300 mV at $I_{OUT} = 150$ mA
- 7-V to 40-V wide input voltage range with up to 45-V transients
- 300-mA maximum output current
- Ultralow quiescent current:
 - $I_{OUIESCENT}$ = 25 μ A (typical) at light loads
 - I_{SLEEP} < 2 μ A when ENABLE = low
- 3.3-V and 5-V fixed output voltage
- Low-ESR ceramic output stability capacitor
- Integrated power-on reset:
 - Programmable delay
 - Open-drain reset output
- Integrated fault protection:
 - Short-circuit and overcurrent protection
 - Thermal shutdown
- Low-input-voltage tracking
- Thermally enhanced power packages:
 - 5-pin TO-263 (KTT, D2PAK)
 - 5-pin TO-252 (KVU, DPAK)

2 Applications

- · Automotive head units
- Automotive center information displays
- Hybrid instrument clusters

Programmable Reset Delay Option



3 Description


The TPS7A60-Q1 and TPS7A61-Q1 comprise a family of low-dropout linear voltage regulators designed for low power consumption and quiescent current less than 25 µA in light-load applications. devices integrated feature overcurrent protection and are designed to achieve stable operation even with low-ESR ceramic capacitors. Power-on-reset delay is implemented during device start-up to indicate that the output voltage is stable and in regulation. The power-on-reset delay is fixed (250 µs typical), and can also be programmed by an external capacitor. A low-voltage tracking feature allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold-crank conditions. Because of these features, these devices are well-suited in power supplies for various automotive applications.

Device Information⁽¹⁾

PART NUMBER	IUMBER PACKAGE BODY SIZE (NOM)	
TPS7A6033-Q1	TO-263 (5)	10.16 mm × 9.15 mm
1PS/A6033-Q1	TO-252 (5)	6.10 mm × 6.60 mm
TD0740050 O4	TO-263 (5)	10.16 mm × 9.15 mm
TPS7A6050-Q1	TO-252 (5)	6.10 mm × 6.60 mm
TPS7A6133-Q1 TO-252 (5) 6.10 mm ×		6.10 mm × 6.60 mm
TPS7A6150-Q1	TO-252 (5)	6.10 mm × 6.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Enable Option



Features 1

Applications 1

Table of Contents

9 Application and Implementation 18

3	Description			Application and Implementation	
4	Revision History	2		9.1 Application Information	
5	Device Comparison Table	4			
6			10		
7	Specifications	6	11	-	
	7.1 Absolute Maximum Ratings	6		•	
	7.2 ESD Ratings	6			
	7.3 Recommended Operating Conditions	6	12		
	7.4 Thermal Information	7			
				•	•
	_			-	
8					
			13	-	21
	8.2 Functional Block Diagrams	12			27
NOT	E: Page numbers for previous revisions may	differ from pag	ge numb	ers in the current version.	
5 Device Comparison Table 4 6 Pin Configuration and Functions 5 7 Specifications. 6 7.1 Absolute Maximum Ratings 6 7.2 ESD Ratings. 6 7.3 Recommended Operating Conditions 6 7.4 Thermal Information 7 7.5 Electrical Characteristics 7 7.5 Electrical Characteristics 7 7.6 Switching Characteristics 8 7.7 Typical Characteristics 9 8 Detailed Description 12 8.1 Overview 12 8.2 Functional Block Diagrams 12 13 Mechanical, Packaging, and Orderable Information 1 14 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changed AEC-Q100 Features bullet to conform to new standard Changed input voltage range from 11 V to 7 V throughout document. Changed Applications section 4 Changed device names from TPS7A6033-Q1, TPS7A6050-Q1, TPS7A6133-Q1, and TPS7A6150-Q1 to TPS7A60-Q1 and TPS7A61-Q1 Changed V _{IN} parameters to be separate rows, changed V _{ENABLE} description from 5.3 V to 11 V in Regulation Mode section (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Parameters table (Changed Input voltage range parameter example value in TPS7A61-Q1 Design Para	Page				
• (Changed AEC-Q100 Features bullets to confo	rm to new star	ndard		1
	_				
		-			
• /	Added footnote to V _{IN} row in <i>Electrical Charac</i>	teristics table			7
Cha	nges from Revision H (March 2016) to Rev	ision I			Page
• (Changed 4 V to 11 V in fourth Features bullet				1
		•	•		
• (Changed <i>Input voltage range</i> parameter exam	ple value in <i>Th</i>	PS7A60	-Q1 Design Parameters table	18
• (Changed <i>Input voltage range</i> parameter exam	ple value in <i>Tl</i>	PS7A61	-Q1 Design Parameters table	20
Cha	nges from Revision G (April 2012) to Revis	sion H			Page
• /	Added new bullets to top of Features list				1
• /	Appended "-Q1" to the part number in numero	ous locations th	rougho	ut the data sheet	1
,	Application and Implementation section, Powe	er Supply Reco	mmend	ations section, Layoutsection, Device and	1
	• •				
• /	Added MIN values for VIN, RDELAY, and VO	U i in <i>Absolut</i> e	Maxim	ım katıngs table	6

TPS7A60-Q1, TPS7A61-Q1

SLVSA62J –MARCH 2010–REVISED MARCH 2020

•	Deleted two graphs from the Typical Characteristics section	. 9
•	Updated Typical Application Schematic for the TPS7A61xx-Q1 Device image.	20


5 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE	ENABLE	RESET	PROGRAMMABLE RESET DELAY
TPS7A6033-Q1	3.3 V	No	Yes	Yes
1F37A0033-Q1	3.3 V	No	Yes	Yes
TD074.0050.04	E V	No	Yes	Yes
TPS7A6050-Q1	5 V	No	Yes	Yes
TPS7A6133-Q1	3.3 V	Yes	Yes	No
TPS7A6150-Q1	5 V	Yes	Yes	No


4

6 Pin Configuration and Functions

KTT Package 5-Pin TO-263 With Exposed Thermal Pad Top View



KVU Package 5-Pin TO-252 With Exposed Thermal Pad Top View



Pin Functions

PIN	PIN		DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
ENABLE	4	-	Enable pin (for TPS7A61-Q1 only): This is a high-voltage-tolerant input pin with an internal pulldown. A high input to this pin activates the device and turns the regulator ON. This input can be connected to the VIN pin for self-bias applications. If this pin is not connected, the device stays disabled.
GND	3 I/O Ground pin: This is the signal-ground pin of the IC.		
nRST	2	0	Reset pin: This is an output pin with an external pullup resistor connected to the VOUT pin.
RDELAY	4	0	Reset delay timer pin (for TPS7A60-Q1 only): This pin is used to program the reset delay timer using an external capacitor (C_{DLY}) to ground.
VIN	1	ı	Input voltage pin: The unregulated input voltage is supplied to this pin. A bypass capacitor is connected between the VIN pin and the GND pin to dampen input line transients.
VOUT	5	0	Regulated output-voltage pin: This is a regulated voltage output ($V_{OUT} = 3.3 \text{ V}$ or 5 V, as applicable) pin with a limitation on maximum output current. In order to achieve stable operation and prevent oscillation, an external output capacitor (C_{OUT}) with low ESR is connected between this pin and the GND pin.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Unregulated inputs (2)	VIN, ENABLE	-0.3	45	V
Regulated output	VOUT	-0.3	7	V
Open-drain reset output	nRST	-0.3	7	V
Output to charge an external capacitor	RDELAY	-0.3	7	V
Operating ambient temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
TPS7A60	0-Q1 and TPS7A61-Q1 Devices i	n KVU Package		
V _(ESD)	Floatmontatio disabanna	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	1/
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V
TPS7A60	0-Q1 Device in KTT Package			
V _(ESD)	Electrostatio dischenne	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Unregulated input voltage	7 ⁽¹⁾	40	V
V _{ENABLE}	Enable pin voltage ⁽²⁾	4	40	V
V _{nRST} , V _{RDELAY}	Low-voltage output range (3)	0	5.25	V
I _{OUT}	Output current	0	300	mA
T _A	Operating ambient temperature	-40	150	°C

⁽¹⁾ V_{IN} can go down to 4 V for 130 ms or less and remain functional. If V_{IN} is less than 7 V for longer than 130 ms, then some devices can turn off until the input voltage rises above 7 V.

²⁾ Absolute maximum voltage for duration less than 480 ms

⁽²⁾ Applicable for the TPS7A61-Q1 only.

⁽³⁾ Applicable for the TPS7A60-Q1 only.

7.4 Thermal Information

	(4)(0)	TPS7A60-Q1, TPS7A61-Q1	TPS7A60-Q1	
	THERMAL METRIC ⁽¹⁾⁽²⁾	KVU (TO-252)	KTT (TO-263)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.9	24.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.2	38.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.5	7.4	°C/W
ΨJΤ	Junction-to-top characterization parameter	2.5	3.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	6.5	7.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.8	1.5	°C/W

⁽¹⁾ The thermal data is based on JEDEC standard high K profile JESD 51-5. The copper pad is soldered to the thermal land pattern. The correct attachment procedure must be incorporated.

7.5 Electrical Characteristics

 $V_{IN} = 14 \text{ V}, T_{J} = -40 ^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTA	AGE (VIN PIN)					
V _{IN}	Input voltage	Fixed 5-V or 3.3-V output, I _{OUT} = 1 mA	7 ⁽¹⁾		40	V
I _{QUIESCENT}	Quiescent current	V _{IN} = 8.2 V to 18 V, V _{ENABLE} ⁽²⁾ = 5 V, I _{OUT} = 0.01 mA to 0.75 mA		25	40	μΑ
I _{SLEEP} (2)	Sleep or shutdown current	$V_{IN} = 8.2 \text{ V to } 18 \text{ V}, V_{ENABLE}^{(2)} < 0.8 \text{ V}, \\ I_{OUT} = 0 \text{ mA (no load)}, T_A = 125^{\circ}\text{C}$			3	μA
$V_{\text{IN-UVLO}}$	Undervoltage lockout voltage	Ramp V _{IN} down until output is turned OFF		3.16		V
V _{IN(POWERUP)}	Power-up voltage	Ramp V _{IN} up until output is turned ON		3.45		V
ENABLE INPU	JT (ENABLE PIN)				·	
$V_{IL}^{(2)}$	Logic input low level		0		0.8	V
V _{IH} ⁽²⁾	Logic input high level		2.5		40	V
REGULATED	OUTPUT VOLTAGE (VOUT PIN	1)				•
V _{OUT}	Regulated output voltage	Fixed V _{OUT} value (3.3 V or 5 V as applicable), I _{OUT} = 10 mA to 300 mA, V _{IN} = V _{OUT} + 1 V to 16 V	-2%		2%	
41/	Line regulation	$V_{IN} = 6 \text{ V to } 28 \text{ V}, I_{OUT} = 10 \text{ mA}, V_{OUT} = 5 \text{ V}$			15	mV
$\Delta V_{LINE-REG}$		V_{IN} = 6 V to 28 V, I_{OUT} = 10 mA, V_{OUT} = 3.3 V			20	mV
$\Delta V_{LOAD-REG}$	Load regulation	I_{OUT} = 10 mA to 300 mA, V_{IN} = 14 V, V_{OUT} = 5 V			25	mV
△ V LOAD-REG	Load regulation	I_{OUT} = 10 mA to 300 mA, V_{IN} = 14 V, V_{OUT} = 3.3 V			35	mV
V _{DROPOUT} (3)	Dropout voltage	I _{OUT} = 250 mA			500	mV
V DROPOUT` ′	$(V_{IN} - V_{OUT})$	I _{OUT} = 150 mA			300	mV
R _{SW}	Switch resistance	VIN to VOUT resistance			2	Ω
I _{CL}	Output current limit	V _{OUT} = 0 V (VOUT pin is shorted to ground)	350		1000	mA
DCDD	Power aupply ripple rejection	$V_{\text{IN-RIPPLE}}$ = 0.5 Vpp, I_{OUT} = 300 mA, frequency = 100 Hz, V_{OUT} = 5 V and V_{OUT} = 3.3 V		60		dB
PSRR	Power supply ripple rejection	$V_{\text{IN-RIPPLE}}$ = 0.5 Vpp, I_{OUT} = 300 mA, frequency = 150 kHz, V_{OUT} = 5 V and V_{OUT} = 3.3 V		30		uБ
RESET (nRST	TPIN)	<u> </u>				
V _{OL}	Reset pulled low	I _{OL} = 5 mA			0.4	V
I _{OH}	Leakage current	Reset pulled to VOUT through 5-kΩ resistor			1	μA

⁽¹⁾ V_{IN} can go down to 4 V for 130 ms or less and remain functional. If V_{IN} is less than 7 V for longer than 130 ms, then some devices can turn off until the input voltage rises above 7 V.

⁽²⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Applicable for the TPS7A61-Q1 only.

⁽³⁾ This test is done with V_{OUT} in regulation and V_{IN} – V_{OUT} parameter is measured when V_{OUT} (3.3 V or 5 V) drops by 100 mV at specified loads.

Electrical Characteristics (continued)

 V_{IN} = 14 V, T_J = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V		V_{OUT} power up above internally set tolerance, $V_{OUT} = 5 \text{ V}$	4.5	4.65	4.77	<
$V_{TH(POR)}$	Power-on-reset threshold	V_{OUT} power up above internally set tolerance, $V_{\text{OUT}} = 3.3 \text{ V}$		3.07		V
	Reset threshold	V_{OUT} falling below internally set tolerance, $V_{OUT} = 5 \text{ V}$	4.5	4.65	4.77	V
UV _{THRES}	Reset tilleshold	V_{OUT} falling below internally set tolerance, $V_{OUT} = 3.3 \text{ V}$		3.07		v
RESET DELAY	(RDELAY PIN)	•				
V _{TH(RDELAY)} ⁽⁴⁾	Threshold to release nRST high	Voltage at RDELAY pin is ramped up.		3	3.3	V
I _{DLY} ⁽⁴⁾	Delay capacitor charging current		0.75	1	1.25	μA
I _{OL} (4)	Delay capacitor discharging current	Voltage at RDELAY pin = 1 V	5			mA
OPERATING T	EMPERATURE RANGE					
TJ	Operating junction temperature		-40		150	°C
T _{SHUTDOWN}	Thermal shutdown trip point			165		°С
T _{HYST}	Thermal shutdown hysteresis			10		°C


⁽⁴⁾ Applicable for the TPS7A60-Q1 only.

7.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
RESET (nRST PIN)								
	Power-on-reset delay	C _{DLY} = 100 pF		300		μs		
t _{POR}		C _{DLY} = 100 nF		300		ms		
t _{POR-PRESET}	Internally preset power-on- reset delay	C_{DLY} not connected in TPS7A60xx or not available in TPS7A61xx, V_{OUT} = 5 V and V_{OUT} = 3.3 V		250		μs		
t _{DEGLITCH}	Reset deglitch time			5.5		μs		

7.7 Typical Characteristics




⁽¹⁾ Dropout voltage is measured when the output voltage drops by 100 mV from the regulated output voltage level. (For example, dropout voltage for the TPS7A6050-Q1 is measured when the output voltage drops down to 4.9 V from 5 V.)

Typical Characteristics (continued)



Typical Characteristics (continued)



8 Detailed Description

8.1 Overview

The TPS7A60-Q1 and TPS7A61-Q1 devices comprise a family of monolithic low-dropout linear voltage regulators with integrated reset functionality. These voltage regulators are designed for low power consumption and quiescent current less than 25 μ A in light-load applications. These devices are well-suited in power supplies for microprocessors and microcontrollers because of an integrated reset delay, also called power-on-reset delay.

These devices are available in two fixed output-voltage (3.3-V and 5-V) versions as follows:

- Programmable reset delay version (TPS7A60-Q1)
- Enable version (TPS7A61-Q1)

8.2 Functional Block Diagrams




Figure 14. TPS7A60-Q1 Functional Block Diagram

Functional Block Diagrams (continued)




Figure 15. TPS7A61-Q1 Functional Block Diagram

8.3 Feature Description

The following section describes the features of TPS7A60-Q1 and TPS7A61-Q1 voltage regulators in detail.

8.3.1 Reset Delay and Reset Output

Reset delay is implemented when the device starts up to indicate that output voltage is stable and in regulation, and also when the output recovers from a negative voltage spike due to a load step or a dip in the input voltage for a specified duration. The reset-delay timer is initialized when the voltage at the output (V_{OUT}) exceeds 93% of the regulated output voltage (3.3 V or 5 V, as applicable). The reset output (nRST) is asserted high after the power-on-reset delay (t_{POR}) has elapsed. If the regulated output voltage falls below 93% of the set level, nRST is asserted low after a short de-glitch time of approximately 5.5 μ s (typical).

For TPS7A60-Q1 devices, the reset-delay time can be programmed by connecting an external capacitor (C_{DLY}) to the RDELAY pin. The delay time is given by Equation 1:

$$t_{POR} = \frac{C_{DLY} \times 3}{1 \times 10^{-6}}$$

where

- t_{POR} = reset delay time in seconds
- C_{DLY} = reset delay capacitor value in farads, 100 pF to 100 nF

In TPS7A61xx devices, there is no RDELAY pin, and the reset-delay time is preset internally (250 µs typical).

(1)

Feature Description (continued)

During power up, the regulator incorporates a protection scheme to limit the current through the pass element and output capacitor. When the input voltage exceeds a certain threshold $(V_{IN(POWERUP)})$ level, the output voltage begins to ramp as shown in Figure 16 and Figure 17. When the output voltage reaches the power-on-reset threshold $(V_{TH(POR)})$ level, a constant output current charges an external capacitor (C_{DLY}) to an internal threshold $(V_{TH(RDELAY)})$ voltage level. Then, nRST is asserted high and C_{DLY} is discharged through an internal load. This allows C_{DLY} to charge from approximately 0 V during the next power cycle. If no external capacitor is connected, the delay time is preset internally. This is shown in Figure 16.

In TPS7A60-Q1 devices, if the C_{DLY} capacitor is not connected to the RDELAY pin, the reset-delay time is set internally. This is shown in Figure 17.




Figure 16. Power Up and Reset-Delay Function With the C_{DLY} Capacitor Connected to the RDELAY Pin for TPS7A60-Q1




Figure 17. Power Up and Reset Delay Function With the C_{DLY} Capacitor Not Connected or Available in TPS7A60-Q1 and TPS7A61-Q1, Respectively

Feature Description (continued)

In case of negative transients in the input voltage (V_{IN}) , the reset signal is asserted low only if the output (V_{OUT}) drops and stays below the reset threshold level $(V_{TH(POR)})$ for more than the de-glitch time $(t_{DEGLITCH})$. This is shown in Figure 18.

While nRST is low, if the input voltage returns to the nominal operating voltage, the normal power-up sequence is followed. nRST is asserted high, only if the output voltage exceeds the reset-threshold voltage $(V_{TH(POR)})$ and the reset-delay time (t_{POR}) has elapsed. This is shown in the shaded region of Figure 18.




Figure 18. Conditions for Activation of Reset

8.3.2 Charge Pump Operation

These devices have an internal charge pump which turns on or off depending on the input voltage and the output current. The charge-pump switching circuitry does not cause conducted emissions to exceed required thresholds on the input-voltage line. For a given output current, the charge pump stays on at lower input voltages and turns off at higher input voltages. The charge-pump switching thresholds are hysteretic. Figure 19 and Figure 20 show typical switching thresholds for the charge pump at light (I_{OUT} < approximately 2 mA) and heavy (I_{OUT} > approximately 2 mA) loads, respectively.




Figure 19. Charge Pump Operation at Light Loads Figure 20. Charge Pump Operation at Heavy Loads

Feature Description (continued)

8.3.3 Undervoltage Shutdown

These devices have an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage (V_{IN}) falls below an internally fixed UVLO threshold level ($V_{IN-UVLO}$). This ensures that the regulator is not latched into an unknown state during low-input-voltage conditions. The regulator powers up when the input voltage exceeds the $V_{IN(POWERUP)}$ level.

8.3.4 Low-Voltage Tracking

At low input voltages, the regulator drops out of regulation, and the output voltage tracks the input minus a voltage based on the load current (I_{OUT}) and switch resistance (R_{SW}). This allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold-crank conditions.

8.3.5 Integrated Fault Protection

These devices feature integrated fault protection to make them ideal for use in automotive applications. In order to keep them in a safe area of operation during certain fault conditions, internal current-limit protection and current-limit foldback are used to limit the maximum output current. This protects them from excessive power dissipation. For example, during a short-circuit condition on the output, current through the pass element is limited to I_{CL} to protect the device from excessive power dissipation.

8.3.6 Thermal Shutdown

These devices incorporate a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output is turned off. When the junction temperature falls below the TSD trip point, the output is turned on again. This is shown in Figure 21.




Figure 21. Thermal Cycling Waveform for the TPS7A6150-Q1

8.4 Device Functional Modes

8.4.1 Low-Power Mode

At light loads and high input voltages (V_{IN} > approximately 8 V such that charge pump is off), the device operates in low-power mode and the quiescent current consumption is reduced to 25 μ A (typical) as shown in Table 1.

Table 1. Typical Quiescent Current Consumption

I _{OUT}	CHARGE PUMP ON	CHARGE PUMP OFF		
I _{OUT} < approximately 2 mA (light load)	250 μΑ	25 μA (low-power mode)		
I _{OUT} > approximately 2 mA (heavy load)	280 μΑ	70 μA		

8.4.2 Sleep Mode (TPS7A61-Q1 Only)

The enable falling edge is 0.8 V (minimum). The device operates in the sleep mode by holding the ENABLE pin below that voltage, and the quiescent current consumption is reduced to 3 μ A (maximum) as shown in *Electrical Characteristics*.

8.4.3 Regulation Mode

When the input voltage is above 7 V, with the ENABLE pin pulled higher than 2.5 V, the device operates in regulation mode and outputs the nominal voltage.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS7A60-Q1 and TPS7A61-Q1 devices are 300-mA low-dropout linear regulators designed for up to 40-V $_{\text{IN}}$ operation with only 25- μ A quiescent current at no load. There are specific EVMs designed for these devices to enable evaluation of all the functions of the devices. Both the EVM and its user guide are available on the product folder as well.

9.2 Typical Applications

Figure 22 and Figure 24 show typical application circuits for the TPS7A60-Q1 and TPS7A61-Q1, respectively. One may use different values of external components, depending on the end application. An application may require a larger output capacitor during fast load steps in order to prevent reset from occurring. TI recommends a low-ESR ceramic capacitor with dielectric of type X5R or X7R.

9.2.1 TPS7A60-Q1 Typical Application




Figure 22. Typical Application Schematic for the TPS7A60-Q1 Device

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2.

T	able 2. TPS7A60-Q1 Design Parameters
ER	EXAMPLE VALUE
	7 \/ to 40 \/

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	7 V to 40 V
Output voltage	3.3 V (for TPS7A6033-Q1) or 5 V (for TPS7A6050-Q1)
Output current rating	300 mA
Output capacitor range	10 μF to 47 μF
Output-capacitor ESR range	10 m Ω to 10 Ω
RESET-delay capacitor range	100 pF to 100 nF

9.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- Output current rating
- Input capacitor
- Output capacitor

9.2.1.2.1 Input Capacitor

The device requires an input bypass capacitor, the value of which depends on the application. The typical recommended value for the bypass capacitor is 10 μ F. The voltage rating must be greater than the maximum input voltage.

9.2.1.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. TI recommends to selecting a capacitor between 10 μ F and 47 μ F with ESR range from 10 m Ω to 10 Ω .

9.2.1.3 Application Curve




Figure 23. Power Up ($V_{OUT} = 5 \text{ V}$) With 10-ms RESET Delay, 10 ms/div, $I_L = 20 \text{ mA}$

9.2.2 TPS7A61-Q1 Typical Application




Figure 24. Typical Application Schematic for the TPS7A61-Q1 Device

9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 3.

Table 3. TPS7A61-Q1 Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	7 V to 40 V
Output voltage	3.3 V (for TPS7A6133-Q1) or 5 V (for TPS7A6150-Q1)
Output current rating	300 mA
Output capacitor range	10 μF to 47 μF
Output-capacitor ESR range	10 m Ω to 10 Ω

9.2.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- · Output current rating
- Input capacitor
- Output capacitor

9.2.2.3 Application Curve




Figure 25. Power Up ($V_{OUT} = 5 \text{ V}$), 10 ms/div, $I_L = 20 \text{ mA}$

10 Power Supply Recommendations

Design of the device is for operation from an input voltage supply with a range between 4 V and 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7A60-Q1 or TPS7A61-Q1 device, TI recommends adding an electrolytic capacitor with a value of 22 μ F and a ceramic bypass capacitor at the input.

11 Layout

11.1 Layout Guidelines

For the LDO power supply, especially these high voltage and large current ones, layout is an important step. If layout is not carefully designed, the regulator could not deliver enough output current because of the thermal limitation. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, it is recommended to spread the thermal pad as large as possible and put enough thermal vias on the thermal pad. Figure 29 and Figure 30 show an example layout.

11.1.1 Power Dissipation and Thermal Considerations

Power dissipated in the device can be calculated using Equation 2.

$$P_D = I_{OUT} \times (V_{IN} - V_{OUT}) + I_{QUIESCENT} \times V_{IN}$$

where

- P_D = continuous power dissipation
- I_{OUT} = output current
- V_{IN} = input voltage
- V_{OUT} = output voltage

As I_{QUIESCENT} << I_{QUT}, therefore, the term I_{QUIESCENT} × V_{IN} in Equation 2 can be ignored.

For a device under operation at a given ambient air temperature (T_A) , the junction temperature (T_J) can be calculated using Equation 3.

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where

•
$$R_{\theta JA}$$
 = junction-to-ambient-air thermal impedance (3)

Layout Guidelines (continued)

The rise in junction temperature due to power dissipation can be calculated using Equation 4.

$$\Delta T = T_{J} - T_{A} = (R_{\theta JA} \times P_{D}) \tag{4}$$

For a given maximum junction temperature (T_{J-Max}), the maximum ambient air temperature (T_{A-Max}) at which the device can operate can be calculated using Equation 5.

$$T_{A-Max} = T_{J-Max} - (R_{\theta JA} \times P_D)$$
 (5)

Example:

If $I_{OUT} = 100$ mA, $V_{OUT} = 5$ V, $V_{IN} = 14$ V, $I_{QUIESCENT} = 250$ μA and $R_{\theta JA} = 30^{\circ} C/W$, the continuous power dissipated in the device is 0.9 W. The rise in junction temperature due to power dissipation is 27°C. For a maximum junction temperature of 150°C, maximum ambient air temperature at which the device can operate is 123°C.

For adequate heat dissipation, it is recommended to solder the thermal pad (exposed heat sink) to a thermal land pad on the PCB. Doing this provides a heat conduction path from the die to the PCB and reduces overall package thermal resistance. Power derating curves for the TPS7A60-Q1 and TPS7A61-Q1 family of devices in the KTT (TO-263) and KVU (TO-252) packages are shown in Figure 26.




Figure 26. Power Derating Curves

For optimum thermal performance, TI recommends to use a high-K PCB with thermal vias between the ground plane and solder pad or thermal land pad. This is shown in Figure 27 (a) and (b). Further, the heat-spreading capabilities of a PCB can be considerably improved by using a thicker ground plane and a thermal land pad with a larger surface area.

Layout Guidelines (continued)




Figure 27. Using Multilayer PCB and Thermal Vias For Adequate Heat Dissipation

Keeping other factors constant, surface area of the thermal land pad contributes to heat dissipation only to a certain extent. Figure 28 shows the variation of $R_{\theta JA}$ with surface area of the thermal land pad (soldered to the exposed pad) for KTT and KVU packages.




Figure 28. $R_{\theta JA}$ vs Thermal Pad Area

11.2 Layout Examples




Figure 29. Layout Recommendation for 5-Pin KTT Package

Layout Examples (continued)




Figure 30. Layout Recommendation for 5-pin KVU package

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 4. Related Links

PARTS	PRODUCT FOLDER ORDER NOW		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY		
TPS7A60-Q1	Click here	Click here	Click here	Click here	Click here		
TPS7A61-Q1	Click here	Click here	Click here	Click here	Click here		

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(0)
TPS7A6033QKTTRQ1	Active	Production	DDPAK/ TO-263 (KTT) 5	500 LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	7A6033Q1
TPS7A6033QKTTRQ1.A	Active	Production	DDPAK/ TO-263 (KTT) 5	500 LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	7A6033Q1
TPS7A6033QKVURQ1	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	7A6033Q1
TPS7A6033QKVURQ1.A	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	7A6033Q1
TPS7A6050QKTTRQ1	Active	Production	DDPAK/ TO-263 (KTT) 5	500 LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	7A6050Q1
TPS7A6050QKTTRQ1.A	Active	Production	DDPAK/ TO-263 (KTT) 5	500 LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	7A6050Q1
TPS7A6050QKVURQ1	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	7A6050Q1
TPS7A6050QKVURQ1.A	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	7A6050Q1
TPS7A6133QKVURQ1	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	7A6133Q1
TPS7A6133QKVURQ1.A	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	7A6133Q1
TPS7A6150QKVURQ1	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	7A6150Q1
TPS7A6150QKVURQ1.A	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	7A6150Q1

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

23-May-2025


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION






	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A6033QKTTRQ1	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.8	4.9	16.0	24.0	Q2
TPS7A6033QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6050QKTTRQ1	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.8	4.9	16.0	24.0	Q2
TPS7A6050QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6133QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6150QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A6033QKTTRQ1	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TPS7A6033QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7A6050QKTTRQ1	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TPS7A6050QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7A6133QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7A6150QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0


KTT (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC T0—263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.




NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.

 Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

KVU (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- The center lead is in electrical contact with the exposed thermal tab.
- D. Body Dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.006 (0,15) per side.
- E. Falls within JEDEC TO-252 variation AD.

KVU (R-PSFM-G5)

PLASTIC FLANGE MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is an alternate information source for PCB land pattern designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.